{"id":"https://openalex.org/W2908349016","doi":"https://doi.org/10.1145/3240302.3240315","title":"A performance & power comparison of modern high-speed DRAM architectures","display_name":"A performance & power comparison of modern high-speed DRAM architectures","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908349016","doi":"https://doi.org/10.1145/3240302.3240315","mag":"2908349016"},"language":"en","primary_location":{"id":"doi:10.1145/3240302.3240315","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3240302.3240315","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084500470","display_name":"Shang Li","orcid":"https://orcid.org/0000-0001-9964-8330"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shang Li","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112560809","display_name":"D. Akhila Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dhiraj Reddy","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":2.8665,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.92300513,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"341","last_page":"353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8659393191337585},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7838397026062012},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6590580940246582},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5564635992050171},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5444958209991455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5344203114509583},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49412110447883606},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4901474416255951},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.43599933385849},{"id":"https://openalex.org/keywords/high-memory","display_name":"High memory","score":0.42958125472068787},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.42564067244529724},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3543708920478821},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3459687829017639},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.328845739364624},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22891634702682495},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2233181893825531},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10849177837371826}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8659393191337585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7838397026062012},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6590580940246582},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5564635992050171},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5444958209991455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5344203114509583},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49412110447883606},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4901474416255951},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.43599933385849},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.42958125472068787},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.42564067244529724},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3543708920478821},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3459687829017639},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.328845739364624},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22891634702682495},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2233181893825531},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10849177837371826}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3240302.3240315","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3240302.3240315","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1252105715","https://openalex.org/W1680011003","https://openalex.org/W1892804072","https://openalex.org/W1922530032","https://openalex.org/W1965771437","https://openalex.org/W1975698617","https://openalex.org/W1980136882","https://openalex.org/W1983096721","https://openalex.org/W2022655850","https://openalex.org/W2026247162","https://openalex.org/W2026517532","https://openalex.org/W2036403064","https://openalex.org/W2036853599","https://openalex.org/W2038718652","https://openalex.org/W2048588974","https://openalex.org/W2092212481","https://openalex.org/W2099280458","https://openalex.org/W2099874423","https://openalex.org/W2099911225","https://openalex.org/W2100913437","https://openalex.org/W2101022290","https://openalex.org/W2102449048","https://openalex.org/W2106449576","https://openalex.org/W2107277872","https://openalex.org/W2107333973","https://openalex.org/W2115172404","https://openalex.org/W2116506644","https://openalex.org/W2123306627","https://openalex.org/W2124064997","https://openalex.org/W2138661001","https://openalex.org/W2143823686","https://openalex.org/W2144005128","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2155371841","https://openalex.org/W2162639668","https://openalex.org/W2171148960","https://openalex.org/W2171822417","https://openalex.org/W2234128234","https://openalex.org/W2293164505","https://openalex.org/W2329990365","https://openalex.org/W2441593292","https://openalex.org/W2474451066","https://openalex.org/W2612695082","https://openalex.org/W2801441386","https://openalex.org/W3100461726","https://openalex.org/W3125984961","https://openalex.org/W3152438252","https://openalex.org/W4232955467","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2065759842","https://openalex.org/W2185658074","https://openalex.org/W2555826082","https://openalex.org/W3022440123","https://openalex.org/W4280512036","https://openalex.org/W2138825797","https://openalex.org/W2129513794","https://openalex.org/W2791066873","https://openalex.org/W3139689176"],"abstract_inverted_index":{"To":[0],"feed":[1],"the":[2,33,98,102,106,123,126,143,152,158],"high":[3,24],"degrees":[4],"of":[5,32,37,139,145],"parallelism":[6,100],"in":[7,82,101,151,180],"modern":[8],"graphics":[9],"processors":[10],"and":[11,42,47,57,68,71,141,147],"manycore":[12],"CPU":[13],"designs,":[14],"DRAM":[15,20,38,78,119],"manufacturers":[16],"have":[17,80,121],"created":[18],"new":[19],"architectures":[21,120],"that":[22],"deliver":[23],"bandwidth.":[25],"This":[26],"paper":[27],"presents":[28],"a":[29],"simulation-based":[30],"study":[31],"most":[34],"common":[35],"forms":[36],"today:":[39],"DDR3,":[40],"DDR4,":[41],"LPDDR4":[43],"SDRAM;":[44],"GDDR5":[45],"SGRAM;":[46],"two":[48],"recent":[49],"3D-stacked":[50],"architectures:":[51],"High":[52],"Bandwidth":[53],"Memory":[54,59],"(HBM1,":[55],"HBM2),":[56],"Hybrid":[58],"Cube":[60],"(HMC1,":[61],"HMC2).":[62],"Our":[63],"simulations":[64],"give":[65],"both":[66],"time":[67,88],"power/energy":[69],"results":[70],"reveal":[72],"several":[73],"things:":[74],"(a)":[75],"current":[76,118],"multi-channel":[77],"technologies":[79],"succeeded":[81],"translating":[83],"bandwidth":[84,111,163],"into":[85,95],"better":[86],"execution":[87],"for":[89],"all":[90,117,182],"applications,":[91],"turning":[92],"memory-bound":[93],"applications":[94],"compute-bound;":[96],"(b)":[97],"inherent":[99],"memory":[103,174],"system":[104],"is":[105,113,149,169],"critical":[107],"enabling":[108],"factor":[109],"(high":[110],"alone":[112],"insufficient);":[114],"(c)":[115],"while":[116],"addressed":[122],"memory-bandwidth":[124],"problem,":[125],"memory-latency":[127],"problem":[128],"does":[129],"still":[130],"remain,":[131],"dominated":[132],"by":[133],"queuing":[134],"delays":[135],"arising":[136],"from":[137],"lack":[138],"parallelism;":[140],"(d)":[142],"majority":[144],"power":[146,178],"energy":[148],"spent":[150],"I/O":[153],"interface,":[154],"driving":[155],"bits":[156],"across":[157],"bus;":[159],"DRAM-specific":[160],"overhead":[161],"beyond":[162],"has":[164],"been":[165],"reduced":[166],"significantly,":[167],"which":[168],"great":[170],"news":[171],"(an":[172],"ideal":[173],"technology":[175],"would":[176,184],"dissipate":[177],"only":[179],"bandwidth,":[181],"else":[183],"be":[185],"free).":[186]},"counts_by_year":[{"year":2026,"cited_by_count":8},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}