{"id":"https://openalex.org/W2905652101","doi":"https://doi.org/10.1145/3232195.3232221","title":"Sequential Circuit Design with Bilayer Avalanche Spin Diode Logic","display_name":"Sequential Circuit Design with Bilayer Avalanche Spin Diode Logic","publication_year":2018,"publication_date":"2018-07-17","ids":{"openalex":"https://openalex.org/W2905652101","doi":"https://doi.org/10.1145/3232195.3232221","mag":"2905652101"},"language":"en","primary_location":{"id":"doi:10.1145/3232195.3232221","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3232195.3232221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Vaibhav Vyas","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vaibhav Vyas","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, Texas, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001887370","display_name":"Joseph S. Friedman","orcid":"https://orcid.org/0000-0001-9847-4455"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph S. Friedman","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, Texas, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.51763665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6780236959457397},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6380097270011902},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6241138577461243},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6005381941795349},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5860174298286438},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5734966993331909},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5654215216636658},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5506356954574585},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42353951930999756},{"id":"https://openalex.org/keywords/diode","display_name":"Diode","score":0.4189608693122864},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4006066918373108},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3838120400905609},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27046385407447815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.211593359708786},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.18579843640327454},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17099803686141968},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08946293592453003}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6780236959457397},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6380097270011902},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6241138577461243},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6005381941795349},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5860174298286438},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5734966993331909},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5654215216636658},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5506356954574585},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42353951930999756},{"id":"https://openalex.org/C78434282","wikidata":"https://www.wikidata.org/wiki/Q11656","display_name":"Diode","level":2,"score":0.4189608693122864},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4006066918373108},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3838120400905609},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27046385407447815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.211593359708786},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.18579843640327454},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17099803686141968},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08946293592453003}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3232195.3232221","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3232195.3232221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1971443352","https://openalex.org/W1977701822","https://openalex.org/W2063517113","https://openalex.org/W2112701476","https://openalex.org/W2209315239","https://openalex.org/W2623494632"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W2021357106","https://openalex.org/W3129977055","https://openalex.org/W2386022279","https://openalex.org/W2082591327","https://openalex.org/W2152533674","https://openalex.org/W2356714888","https://openalex.org/W2991771859","https://openalex.org/W2006855068"],"abstract_inverted_index":{"Novel":[0,65],"computing":[1],"paradigms":[2],"like":[3],"the":[4,21,29,32,42,51,55,75],"fully":[5],"cascadable":[6],"InSb":[7],"bilayer":[8],"avalanche":[9],"spin-diode":[10],"logic":[11,18,34,77],"(BASDL)":[12],"are":[13,68],"capable":[14],"of":[15,44,58,74,87],"performing":[16],"complex":[17],"operations.":[19],"Although":[20],"original":[22],"work":[23],"provides":[24],"a":[25,93,98],"comprehensive":[26],"explanation":[27],"for":[28],"device":[30],"structure,":[31],"fundamental":[33],"set":[35,78],"and":[36,60,97],"basic":[37],"combinational":[38],"circuits,":[39],"it":[40],"lacks":[41],"inclusion":[43],"sequential":[45],"circuit":[46],"design.":[47],"This":[48],"paper":[49],"addresses":[50],"void":[52],"by":[53],"demonstrating":[54],"structural":[56],"design":[57],"SR":[59],"D-type":[61],"latches":[62,89],"with":[63],"BASDL.":[64],"latch":[66,82],"topologies":[67],"proposed":[69],"that":[70],"take":[71],"full":[72],"advantage":[73],"BASDL-based":[76],"while":[79],"maintaining":[80],"conventional":[81],"functionality.":[83],"The":[84],"effective":[85],"operation":[86],"these":[88],"is":[90],"verified":[91],"through":[92],"complete":[94],"logic-level":[95],"analysis":[96],"briefinsight":[99],"into":[100],"their":[101],"physical":[102],"implementation.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}