{"id":"https://openalex.org/W2910602046","doi":"https://doi.org/10.1145/3229631.3229651","title":"Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms","display_name":"Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms","publication_year":2018,"publication_date":"2018-07-15","ids":{"openalex":"https://openalex.org/W2910602046","doi":"https://doi.org/10.1145/3229631.3229651","mag":"2910602046"},"language":"en","primary_location":{"id":"doi:10.1145/3229631.3229651","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3229631.3229651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035835565","display_name":"Lucas Bragan\u00e7a","orcid":"https://orcid.org/0000-0002-9626-0274"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Bragan\u00e7a","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024502797","display_name":"Fredy A. M. Alves","orcid":null},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fredy Alves","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034643755","display_name":"Jeronimo Costa Penha","orcid":"https://orcid.org/0000-0002-8422-1999"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jeronimo Costa Penha","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Minas Gerais, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Minas Gerais, Brasil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064284756","display_name":"Gabriel T. P. Coimbra","orcid":null},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gabriel Coimbra","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Ferreira","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Minas Gerais, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Vi\u00e7osa, Minas Gerais, Brasil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Augusto M. Nacif","raw_affiliation_strings":["Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Vi\u00e7osa, Florestal, Minas Gerais, Brasil","institution_ids":["https://openalex.org/I146165071"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I146165071"],"apc_list":null,"apc_paid":null,"fwci":0.8812,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71391873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8433977365493774},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7796739339828491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6505134105682373},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6195910573005676},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4843679368495941},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.43656736612319946},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4146428108215332},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.41055986285209656},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3672490119934082},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2947172522544861},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25952625274658203},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25437963008880615}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8433977365493774},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7796739339828491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6505134105682373},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6195910573005676},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4843679368495941},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.43656736612319946},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4146428108215332},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.41055986285209656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3672490119934082},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2947172522544861},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25952625274658203},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25437963008880615}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3229631.3229651","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3229631.3229651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322980","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de Minas Gerais","ror":"https://ror.org/00nc55f03"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2284104857","https://openalex.org/W2405102949","https://openalex.org/W2492482597","https://openalex.org/W2494075391","https://openalex.org/W2523890519","https://openalex.org/W2542189141","https://openalex.org/W2558424778","https://openalex.org/W2584616277","https://openalex.org/W2766347095","https://openalex.org/W2778306243","https://openalex.org/W2785874054","https://openalex.org/W2787244801","https://openalex.org/W2788007484","https://openalex.org/W2788726558","https://openalex.org/W2793009992","https://openalex.org/W3100822741","https://openalex.org/W4299392850","https://openalex.org/W4300101706"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W3172353879","https://openalex.org/W3015832319","https://openalex.org/W2798369277","https://openalex.org/W2770398825","https://openalex.org/W2747586485","https://openalex.org/W2974672311"],"abstract_inverted_index":{"FPGAS":[0],"became":[1],"an":[2,116],"interesting":[3],"option":[4],"for":[5,115,148],"developing":[6],"hardware":[7,103],"accelerators":[8],"due":[9],"to":[10,23,45,51,61,100,124,159,168,178],"their":[11],"energy":[12],"efficiency":[13,165],"and":[14,40,162],"recent":[15],"improvements":[16],"in":[17,59,90,106],"CPU-FPGA":[18,118],"communication":[19],"speeds.":[20],"In":[21,92],"order":[22,60],"accelerate":[24],"the":[25,47,54,66,71,74,126,175],"development":[26],"cycle,":[27],"FPGA":[28,55],"high-level":[29],"synthesis":[30],"tools":[31,43],"have":[32],"been":[33],"developed":[34,88],"such":[35],"as":[36],"Intel":[37,117,127],"HLS,":[38],"OpenCL,":[39],"OpenSPL.":[41],"These":[42],"aim":[44],"free":[46],"designer":[48],"from":[49],"having":[50],"know":[52],"all":[53],"low-level":[56],"details.":[57],"However,":[58],"achieve":[62],"high":[63],"performance":[64,156],"processing,":[65],"developer":[67],"should":[68],"still":[69],"understand":[70],"details":[72],"of":[73,151,157,166],"deeper":[75],"system":[76],"layers.":[77],"Moreover,":[78],"OpenCL":[79],"usually":[80],"consumes":[81],"more":[82],"resources/compile":[83],"time":[84],"than":[85],"a":[86,97,107,112,135,140,149,155,163],"design":[87],"directly":[89],"RTL.":[91],"this":[93],"work":[94],"we":[95,173],"propose":[96],"novel":[98,136],"framework":[99],"automatically":[101],"integrate":[102],"accelerator":[104],"cores":[105],"final":[108],"architecture":[109],"by":[110,133],"generating":[111],"HW/SW":[113],"interface":[114],"modern":[119],"platform.":[120],"Our":[121],"goal":[122],"is":[123],"simplify":[125],"Open":[128],"Programmable":[129],"Acceleration":[130],"Engine":[131],"(OPAE)":[132],"introducing":[134],"abstraction":[137],"layer":[138],"with":[139],"simple":[141],"stream":[142],"protocol":[143],"channel.":[144],"The":[145],"experimental":[146],"results":[147],"set":[150],"dataflow":[152],"benchmarks":[153],"show":[154],"up":[158,167],"131.7":[160],"Gops/s,":[161],"power":[164],"353.7":[169],"Gops/W":[170],"even":[171],"when":[172],"bound":[174],"memory":[176],"bandwidth":[177],"12":[179],"GB/s.":[180]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}