{"id":"https://openalex.org/W2910797787","doi":"https://doi.org/10.1145/3229631.3229647","title":"Fast parallel simulation of a manycore architecture with a flit-level on-chip network model","display_name":"Fast parallel simulation of a manycore architecture with a flit-level on-chip network model","publication_year":2018,"publication_date":"2018-07-15","ids":{"openalex":"https://openalex.org/W2910797787","doi":"https://doi.org/10.1145/3229631.3229647","mag":"2910797787"},"language":"en","primary_location":{"id":"doi:10.1145/3229631.3229647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3229631.3229647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084932060","display_name":"Shin-haeng Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shin-haeng Kang","raw_affiliation_strings":["Seoul National University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017633754","display_name":"Jin-Taek Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jintaek Kang","raw_affiliation_strings":["Seoul National University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029793438","display_name":"Soonhoi Ha","orcid":"https://orcid.org/0000-0001-7472-9142"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soonhoi Ha","raw_affiliation_strings":["Seoul National University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.4406,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55674918,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7994140386581421},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7274866104125977},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6403378248214722},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5779006481170654},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5689168572425842},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5400269031524658},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4911520183086395},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.48008424043655396},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.43709221482276917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4226074814796448},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41509196162223816},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3851298391819},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09209498763084412}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7994140386581421},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7274866104125977},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6403378248214722},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5779006481170654},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5689168572425842},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5400269031524658},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4911520183086395},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.48008424043655396},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.43709221482276917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4226074814796448},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41509196162223816},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3851298391819},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09209498763084412},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3229631.3229647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3229631.3229647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1964857732","https://openalex.org/W2034062945","https://openalex.org/W2044206819","https://openalex.org/W2083267501","https://openalex.org/W2090678868","https://openalex.org/W2118231264","https://openalex.org/W2123086052","https://openalex.org/W2124146675","https://openalex.org/W2134633067","https://openalex.org/W2147310258","https://openalex.org/W2147657366","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2341273712","https://openalex.org/W2487845934","https://openalex.org/W2509453741","https://openalex.org/W2588060227","https://openalex.org/W2610232516","https://openalex.org/W2740645752","https://openalex.org/W2911923789","https://openalex.org/W3008756550","https://openalex.org/W4245923077","https://openalex.org/W4299366117"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W3012895752","https://openalex.org/W2059354344","https://openalex.org/W2102097772","https://openalex.org/W2102965264","https://openalex.org/W3207646743","https://openalex.org/W4205440512"],"abstract_inverted_index":{"The":[0],"reliance":[1],"on":[2],"simulation":[3,35,75,83],"for":[4],"the":[5,15,18,34,46,52,78,82,86,126],"design":[6,49,54,110],"of":[7,17],"a":[8,26,61,72,90,111,119,142],"new":[9,112],"architecture":[10,19,114],"continues":[11],"to":[12,44,109],"increase":[13],"as":[14],"complexity":[16],"increases":[20],"with":[21,71,115,118,135,150],"more":[22,136],"cores":[23,117],"integrated":[24],"and":[25,37,68,147],"complex":[27],"communication":[28,79],"fabric.":[29],"A":[30],"good":[31],"compromise":[32],"between":[33,145],"speed":[36,146],"accuracy":[38,84],"should":[39],"be":[40],"made":[41],"in":[42],"order":[43],"explore":[45],"wide":[47],"architectural":[48],"space":[50],"at":[51],"early":[53],"phase.":[55],"In":[56],"this":[57],"work,":[58],"we":[59],"present":[60],"novel":[62],"manycore":[63,113],"simulator":[64,88,128,144],"that":[65,125],"achieves":[66],"fast":[67],"scalable":[69],"performance":[70],"trace-driven":[73],"parallel":[74,132],"technique.":[76],"Since":[77],"delay":[80],"affects":[81],"heavily,":[85],"proposed":[87,127],"supports":[89],"high-speed":[91],"accurate":[92],"on-chip":[93],"network":[94],"model,":[95],"which":[96],"can":[97],"capture":[98],"link/buffer":[99],"congestions.":[100],"Its":[101],"development":[102],"is":[103],"motivated":[104],"by":[105],"an":[106],"industry":[107],"project":[108],"96":[116],"NoC":[120],"architecture.":[121],"Experimental":[122],"results":[123],"show":[124],"could":[129],"run":[130],"real":[131],"benchmark":[133],"applications":[134],"than":[137],"450":[138],"Kcycles/sec/core.":[139],"It":[140],"marks":[141],"Pareto-optimal":[143],"accuracy,":[148],"compared":[149],"existent":[151],"simulators.":[152]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}