{"id":"https://openalex.org/W2910557297","doi":"https://doi.org/10.1145/3229631.3229634","title":"A new generic HLS approach for heterogeneous computing","display_name":"A new generic HLS approach for heterogeneous computing","publication_year":2018,"publication_date":"2018-07-15","ids":{"openalex":"https://openalex.org/W2910557297","doi":"https://doi.org/10.1145/3229631.3229634","mag":"2910557297"},"language":"en","primary_location":{"id":"doi:10.1145/3229631.3229634","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3229631.3229634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002208253","display_name":"Philipp Holzinger","orcid":"https://orcid.org/0000-0002-2912-0650"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Philipp Holzinger","raw_affiliation_strings":["Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014794132","display_name":"Marc Reichenbach","orcid":"https://orcid.org/0000-0002-9687-6247"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Reichenbach","raw_affiliation_strings":["Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030918623","display_name":"Dietmar Fey","orcid":"https://orcid.org/0000-0002-6077-4732"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dietmar Fey","raw_affiliation_strings":["Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Friedrich-Alexander-University, Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8102097511291504},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6257465481758118},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5411216020584106},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4915660321712494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47050923109054565},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46790584921836853},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4399416744709015},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4117639660835266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3655130863189697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.320710152387619},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2828788161277771}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8102097511291504},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6257465481758118},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5411216020584106},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4915660321712494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47050923109054565},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46790584921836853},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4399416744709015},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4117639660835266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3655130863189697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.320710152387619},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2828788161277771},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3229631.3229634","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3229631.3229634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1884563702","https://openalex.org/W1994287190","https://openalex.org/W2018055497","https://openalex.org/W2075160498","https://openalex.org/W2085407655","https://openalex.org/W2147088458","https://openalex.org/W2153316377","https://openalex.org/W2159401583","https://openalex.org/W2245493112","https://openalex.org/W2416330002","https://openalex.org/W2555717339","https://openalex.org/W2604770745","https://openalex.org/W2749485341","https://openalex.org/W2772034915","https://openalex.org/W4230372634","https://openalex.org/W4365799799"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W2091330445","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160632767","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2135482679","https://openalex.org/W2295153704"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"like":[2,204,214],"deep":[3],"learning":[4],"algorithms":[5],"or":[6],"virtual":[7],"reality":[8],"applications":[9],"require":[10],"an":[11,166],"amount":[12],"of":[13,53,69,97,105,111,123,139,147,169,193,202],"computational":[14],"power":[15],"in":[16,210],"increasingly":[17],"smaller":[18],"devices":[19],"never":[20],"seen":[21,26],"before.":[22],"Heterogeneous":[23,57],"architectures":[24],"are":[25,49],"as":[27,163,165],"a":[28,36,50,67,73,121,144,182],"solution":[29,75],"to":[30,71,84,131,160,179,223],"this":[31,54,63],"problem,":[32],"since":[33],"they":[34],"provide":[35,72],"significantly":[37],"better":[38],"performance":[39],"per":[40],"watt.":[41],"However,":[42,94],"their":[43],"comparatively":[44],"difficult":[45],"integration":[46,112],"and":[47,65,86,135,225],"programming":[48],"major":[51],"drawback":[52],"solution.":[55],"The":[56,171],"System":[58],"Architecture":[59],"(HSA)":[60],"Foundation":[61],"accepted":[62],"problem":[64],"published":[66],"set":[68],"specifications":[70,126],"uniform":[74],"for":[76,92,153,157],"different":[77],"architectures.":[78],"This":[79,141,206],"has":[80],"been":[81],"successfully":[82],"applied":[83],"GPUs":[85],"DSPs,":[87],"but":[88],"is":[89,176],"insufficiently":[90],"researched":[91],"FPGAs.":[93,140],"the":[95,103,109,124,133,137,148,161,188,194,211,215,227],"usage":[96],"reconfigurable":[98],"logic":[99],"can":[100,113,196,219],"further":[101,158],"increase":[102,132],"efficiency":[104],"embedded":[106],"systems,":[107],"while":[108],"hurdle":[110],"be":[114,197],"lowered":[115],"by":[116],"high-level":[117],"synthesis":[118],"(HLS).":[119],"Therefore,":[120],"combination":[122],"HSA":[125,149,189],"with":[127,155,199],"HLS":[128,154,184],"seems":[129],"worthwhile":[130],"heterogeneity":[134],"ease":[136],"programmability":[138],"paper":[142],"provides":[143],"suitability":[145],"analysis":[146],"Intermediate":[150],"Language":[151],"(HSAIL)":[152],"suggestions":[156],"improvements":[159],"specification":[162],"well":[164],"associated":[167],"proof":[168],"concept.":[170],"results":[172],"show":[173],"that":[174,208],"it":[175],"indeed":[177],"possible":[178],"build":[180],"such":[181],"hybrid":[183],"flow":[185],"based":[186],"on":[187],"standard,":[190],"where":[191],"parts":[192],"process":[195],"shared":[198],"other":[200],"classes":[201],"accelerators":[203],"GPUs.":[205],"implies":[207],"progress":[209],"GPU":[212],"sector":[213],"available":[216],"source":[217],"languages":[218],"faster":[220],"carry":[221],"over":[222],"FPGAs":[224],"improve":[226],"general":[228],"accessibility.":[229]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}