{"id":"https://openalex.org/W2886861082","doi":"https://doi.org/10.1145/3225058.3225062","title":"Memory Coalescing for Hybrid Memory Cube","display_name":"Memory Coalescing for Hybrid Memory Cube","publication_year":2018,"publication_date":"2018-08-08","ids":{"openalex":"https://openalex.org/W2886861082","doi":"https://doi.org/10.1145/3225058.3225062","mag":"2886861082"},"language":"en","primary_location":{"id":"doi:10.1145/3225058.3225062","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3225058.3225062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th International Conference on Parallel Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100442245","display_name":"Xi Wang","orcid":"https://orcid.org/0009-0008-2264-3863"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xi Wang","raw_affiliation_strings":["Texas Tech University, Lubbock, Texas"],"affiliations":[{"raw_affiliation_string":"Texas Tech University, Lubbock, Texas","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112381520","display_name":"John D. Leidel","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John D. Leidel","raw_affiliation_strings":["Texas Tech University, Lubbock, Texas"],"affiliations":[{"raw_affiliation_string":"Texas Tech University, Lubbock, Texas","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077521546","display_name":"Yong Chen","orcid":"https://orcid.org/0000-0002-9961-9051"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["Texas Tech University, Lubbock, Texas"],"affiliations":[{"raw_affiliation_string":"Texas Tech University, Lubbock, Texas","institution_ids":["https://openalex.org/I12315562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100442245"],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69212906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8235082626342773},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.59527587890625},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5457091927528381},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5181109309196472},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5108701586723328},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4954918622970581},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.48664459586143494},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44992318749427795},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4491800367832184},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.44472914934158325},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4256893992424011},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4171302616596222},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4152028560638428},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.39537033438682556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38761043548583984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3647744655609131},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2198629379272461},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15479007363319397},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1077120304107666}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8235082626342773},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.59527587890625},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5457091927528381},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5181109309196472},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5108701586723328},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4954918622970581},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.48664459586143494},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44992318749427795},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4491800367832184},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.44472914934158325},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4256893992424011},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4171302616596222},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4152028560638428},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39537033438682556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38761043548583984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3647744655609131},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2198629379272461},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15479007363319397},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1077120304107666}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3225058.3225062","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3225058.3225062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th International Conference on Parallel Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1455804204","https://openalex.org/W1576026045","https://openalex.org/W1680011003","https://openalex.org/W1975237352","https://openalex.org/W1979062512","https://openalex.org/W1981943579","https://openalex.org/W1989061323","https://openalex.org/W2016352575","https://openalex.org/W2022655850","https://openalex.org/W2045431893","https://openalex.org/W2065132365","https://openalex.org/W2086112773","https://openalex.org/W2095890830","https://openalex.org/W2102130607","https://openalex.org/W2114094169","https://openalex.org/W2132292283","https://openalex.org/W2137702271","https://openalex.org/W2141389982","https://openalex.org/W2147193503","https://openalex.org/W2235724720","https://openalex.org/W2272558892","https://openalex.org/W2326078278","https://openalex.org/W2398414514","https://openalex.org/W2508602506","https://openalex.org/W2513721464","https://openalex.org/W2533888780","https://openalex.org/W2545376626","https://openalex.org/W2625689039","https://openalex.org/W3099610822","https://openalex.org/W3191916678","https://openalex.org/W4233147525","https://openalex.org/W4254672563","https://openalex.org/W4254834394"],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W2354036839","https://openalex.org/W2587873888","https://openalex.org/W3048967625","https://openalex.org/W4321458411","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W2565280077","https://openalex.org/W2782503170","https://openalex.org/W4243576563"],"abstract_inverted_index":{"Arguably,":[0],"many":[1,78],"data-intensive":[2],"applications":[3,15],"pose":[4],"significant":[5],"challenges":[6],"to":[7,84,99,173],"conventional":[8,72],"architectures":[9],"and":[10,19,45,107,128,135,147,175],"memory":[11,21,26,43,55,105,120,125,137,167,171],"systems,":[12],"especially":[13],"when":[14],"exhibit":[16],"non-contiguous,":[17],"irregular,":[18],"small":[20],"access":[22,27,48],"patterns.":[23],"The":[24,38],"long":[25],"latency":[28,47],"can":[29],"dramatically":[30],"slow":[31],"down":[32],"the":[33,50,59,71,91,100,129,145,165,177],"overall":[34,130,178],"performance":[35,131,179],"of":[36,41,52,89,102,149],"applications.":[37],"growing":[39],"desire":[40],"high":[42,86],"bandwidth":[44,68,87,92,126],"low":[46],"stimulate":[49],"advent":[51],"novel":[53,119],"3D-staked":[54],"devices":[56],"such":[57],"as":[58],"Hybrid":[60],"Memory":[61],"Cube":[62],"(HMC),":[63],"which":[64],"provides":[65],"significantly":[66],"higher":[67],"compared":[69],"with":[70,156],"JEDEC":[73],"DDR":[74],"devices.":[75,112,159],"Even":[76],"though":[77],"existing":[79],"studies":[80],"have":[81],"been":[82],"devoted":[83],"achieving":[85],"throughput":[88],"HMC,":[90],"potential":[93],"cannot":[94],"be":[95],"fully":[96],"exploited":[97],"due":[98],"lack":[101],"highly":[103],"efficient":[104,134],"coalescing":[106,139],"interfacing":[108],"methodology":[109,122],"for":[110,141],"HMC":[111,158,174],"In":[113],"this":[114,150],"research,":[115],"we":[116],"introduce":[117],"a":[118],"coalescer":[121,168],"that":[123,164],"facilitates":[124],"efficiency":[127],"through":[132],"an":[133],"scalable":[136],"request":[138],"interface":[140],"HMC.":[142],"We":[143],"present":[144],"design":[146],"implementation":[148],"approach":[151],"on":[152,182],"RISC-V":[153],"embedded":[154],"cores":[155],"attached":[157],"Our":[160],"evaluation":[161],"results":[162],"show":[163],"new":[166],"eliminates":[169],"47.47%":[170],"accesses":[172],"improves":[176],"by":[180],"13.14%":[181],"average.":[183]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}