{"id":"https://openalex.org/W2889210320","doi":"https://doi.org/10.1145/3218603.3218640","title":"Computing in memory with FeFETs","display_name":"Computing in memory with FeFETs","publication_year":2018,"publication_date":"2018-07-23","ids":{"openalex":"https://openalex.org/W2889210320","doi":"https://doi.org/10.1145/3218603.3218640","mag":"2889210320"},"language":"en","primary_location":{"id":"doi:10.1145/3218603.3218640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3218603.3218640","pdf_url":null,"source":{"id":"https://openalex.org/S4363608722","display_name":"Proceedings of the International Symposium on Low Power Electronics and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064528017","display_name":"Dayane Reis","orcid":"https://orcid.org/0000-0002-8571-1308"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dayane Reis","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Sharon Hu","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":102,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.667121171951294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6602557897567749},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5710874199867249},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.49357807636260986},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4665849804878235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4573667645454407},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.45574402809143066},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.41346630454063416},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41322946548461914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3904329538345337},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34671926498413086},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32059961557388306},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2927868366241455},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21924251317977905},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14400219917297363}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.667121171951294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6602557897567749},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5710874199867249},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.49357807636260986},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4665849804878235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4573667645454407},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.45574402809143066},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.41346630454063416},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41322946548461914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3904329538345337},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34671926498413086},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32059961557388306},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2927868366241455},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21924251317977905},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14400219917297363},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3218603.3218640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3218603.3218640","pdf_url":null,"source":{"id":"https://openalex.org/S4363608722","display_name":"Proceedings of the International Symposium on Low Power Electronics and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W340653848","https://openalex.org/W1478735589","https://openalex.org/W2073535522","https://openalex.org/W2075960179","https://openalex.org/W2122757690","https://openalex.org/W2146276996","https://openalex.org/W2331783522","https://openalex.org/W2342750693","https://openalex.org/W2396622873","https://openalex.org/W2407339173","https://openalex.org/W2407647853","https://openalex.org/W2424280650","https://openalex.org/W2537444166","https://openalex.org/W2559524942","https://openalex.org/W2588236721","https://openalex.org/W2591601611","https://openalex.org/W2592304361","https://openalex.org/W2593172471","https://openalex.org/W2613103714","https://openalex.org/W2750723553","https://openalex.org/W2963385418"],"related_works":["https://openalex.org/W2540591044","https://openalex.org/W1509211761","https://openalex.org/W2391299576","https://openalex.org/W2133693067","https://openalex.org/W1531488649","https://openalex.org/W1585350690","https://openalex.org/W2012697996","https://openalex.org/W2799011136","https://openalex.org/W4284991650","https://openalex.org/W4254672563"],"abstract_inverted_index":{"Data":[0],"transfer":[1],"between":[2,97],"a":[3,9,59,75,116,196,202],"processor":[4],"and":[5,23,36,45,82,130,162,167,188],"memory":[6,19,80],"frequently":[7],"represents":[8],"bottleneck":[10],"with":[11,40,171],"respect":[12,172],"to":[13,52,126,173,195],"improving":[14],"application-level":[15,54],"performance.":[16,55],"Computing":[17],"in":[18,28,99,120],"(CiM),":[20],"where":[21],"logic":[22],"arithmetic":[24],"operations":[25,87,114],"are":[26],"performed":[27],"memory,":[29],"could":[30,49],"significantly":[31],"reduce":[32],"both":[33],"energy":[34,157,189],"consumption":[35],"computational":[37],"overheads":[38],"associated":[39],"data":[41],"transfer.":[42],"Compact,":[43],"low-power,":[44],"fast":[46],"CiM":[47,60,70,103,169],"designs":[48,104,129,170],"ultimately":[50],"lead":[51],"improved":[53],"This":[56],"paper":[57],"introduces":[58],"architecture":[61],"based":[62,105],"on":[63,106],"ferroelectric":[64],"field":[65],"effect":[66],"transistors":[67],"(FeFETs).":[68],"The":[69],"design":[71],"can":[72,83,153],"serve":[73],"as":[74,92,94],"general":[76],"purpose,":[77],"random":[78],"access":[79],"(RAM),":[81],"also":[84],"perform":[85],"Boolean":[86],"((N)AND,":[88],"(N)OR,":[89],"X(N)OR,":[90],"INV)":[91],"well":[93],"addition":[95,175],"(ADD)":[96],"words":[98],"memory.":[100],"Unlike":[101],"existing":[102],"other":[107],"emerging":[108],"technologies,":[109],"FeFET-CiM":[110,152],"accomplishes":[111],"the":[112,121,134],"aforementioned":[113],"via":[115],"single":[117],"current":[118],"reference":[119],"sense":[122,144],"amplifier,":[123],"which":[124],"leads":[125],"more":[127],"compact":[128],"lower":[131],"power.":[132],"Furthermore,":[133,179],"high":[135],"Ion/Ioff":[136],"ratio":[137],"of":[138,159,176,186,191,205],"FeFETs":[139],"enables":[140],"an":[141,183],"inexpensive":[142],"voltage-based":[143],"scheme.":[145],"Simulation-based":[146],"case":[147],"studies":[148],"suggest":[149],"that":[150],"our":[151,180],"achieve":[154],"speed-ups":[155],"(and":[156],"reduction)":[158],"~119X":[160],"(~1.6X)":[161],"~1.97X":[163],"(~1.5X)":[164],"over":[165],"ReRAM":[166],"STT-RAM":[168],"in-memory":[174],"32-bit":[177],"words.":[178],"approach":[181,200],"offers":[182],"average":[184],"speedup":[185],"~2.5X":[187],"reduction":[190],"~1.7X":[192],"when":[193],"compared":[194],"conventional":[197],"(not":[198],"in-memory)":[199],"across":[201],"wide":[203],"range":[204],"benchmarks.":[206]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":22},{"year":2022,"cited_by_count":15},{"year":2021,"cited_by_count":15},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}