{"id":"https://openalex.org/W2887525046","doi":"https://doi.org/10.1145/3212734.3212796","title":"Overview of Persistent Memory in Distributed Systems Architecture -- Past, Present, Future","display_name":"Overview of Persistent Memory in Distributed Systems Architecture -- Past, Present, Future","publication_year":2018,"publication_date":"2018-07-23","ids":{"openalex":"https://openalex.org/W2887525046","doi":"https://doi.org/10.1145/3212734.3212796","mag":"2887525046"},"language":"en","primary_location":{"id":"doi:10.1145/3212734.3212796","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3212734.3212796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM Symposium on Principles of Distributed Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060233378","display_name":"Robert Peglar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Robert Peglar","raw_affiliation_strings":["Advanced Computation and Storage LLC, St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Computation and Storage LLC, St. Louis, MO, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5060233378"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10452079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9858999848365784,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7616797685623169},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5396698713302612},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5116570591926575},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5082563757896423},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.504151463508606},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43805286288261414},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4299713373184204},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3876154124736786},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3636305630207062},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.29345807433128357},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28419581055641174},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12611940503120422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7616797685623169},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5396698713302612},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5116570591926575},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5082563757896423},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.504151463508606},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43805286288261414},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4299713373184204},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3876154124736786},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3636305630207062},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.29345807433128357},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28419581055641174},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12611940503120422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3212734.3212796","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3212734.3212796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM Symposium on Principles of Distributed Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2339366892","https://openalex.org/W1848192231","https://openalex.org/W254684032","https://openalex.org/W4230333905","https://openalex.org/W1797968800","https://openalex.org/W3216777841","https://openalex.org/W2764760984","https://openalex.org/W3151393245","https://openalex.org/W1495085183","https://openalex.org/W120214571"],"abstract_inverted_index":{"During":[0],"the":[1,14,24,53,61,65,83],"past":[2],"half-century,":[3],"persistent":[4,30,66,75,86,101,129],"memory":[5,31,67,87,102,130],"has":[6],"had":[7],"an":[8],"interesting":[9],"history":[10,25],"and":[11,18,80,100,111],"relationship":[12,95],"to":[13,47,115],"design":[15,28],"of":[16,26,52,64,74,85,118],"computing":[17],"storage":[19],"systems.":[20,93],"In":[21],"this":[22],"talk,":[23],"systems":[27],"using":[29,127],"(as":[32],"well":[33,44,70],"as":[34,43,45,69,71],"non-persistent,":[35],"aka":[36],"volatile":[37],"memory)":[38],"will":[39,55,103],"be":[40,104],"briefly":[41],"discussed,":[42],"approaches":[46],"data":[48],"storage.":[49],"The":[50,94],"majority":[51],"talk":[54],"focus":[56],"on":[57],"two":[58],"areas.":[59],"First,":[60],"current":[62,78],"state":[63],"art,":[68],"a":[72],"taxonomy":[73],"memory.":[76],"Second,":[77],"methods":[79],"issues":[81],"surrounding":[82],"use":[84],"in":[88,90,106,121],"systems,":[89],"particular":[91,122],"distributed":[92,119],"between":[96],"processing":[97],"(e.g.":[98],"CPUs)":[99],"discussed":[105],"detail,":[107],"illustrating":[108],"certain":[109],"challenges":[110],"opportunities":[112],"with":[113],"regard":[114],"several":[116],"forms":[117],"computation,":[120],"concerning":[123],"large-scale":[124],"multi-processor":[125],"designs":[126],"shared":[128],"technology.":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
