{"id":"https://openalex.org/W2808908725","doi":"https://doi.org/10.1145/3195970.3196115","title":"SMApproxlib","display_name":"SMApproxlib","publication_year":2018,"publication_date":"2018-06-24","ids":{"openalex":"https://openalex.org/W2808908725","doi":"https://doi.org/10.1145/3195970.3196115","mag":"2808908725"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3196115","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Salim Ullah","raw_affiliation_string":"Technische Universitat Dresden, Germany;","raw_affiliation_strings":["Technische Universitat Dresden, Germany;"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054154785","display_name":"Sanjeev Sripadraj Murthy","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sanjeev Sripadraj Murthy","raw_affiliation_string":"Technische Universitat Dresden, Germany;","raw_affiliation_strings":["Technische Universitat Dresden, Germany;"]},{"author_position":"last","author":{"id":"https://openalex.org/A5076463582","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0003-4836-2126"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_string":"Technische Universitat Dresden, Germany;","raw_affiliation_strings":["Technische Universitat Dresden, Germany;"]}],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":16,"cited_by_percentile_year":{"min":91,"max":92},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Performance Optimization","score":0.9992,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.85352385},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8498197},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7509422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7132381},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.60317606},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5239323},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.51786256},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4849196},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4183504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4146831},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36333472},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36200392},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17216152},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0993785},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3196115","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.45}],"grants":[],"referenced_works_count":11,"referenced_works":["https://openalex.org/W1605020135","https://openalex.org/W1977850862","https://openalex.org/W2020217519","https://openalex.org/W2026005150","https://openalex.org/W2034349555","https://openalex.org/W2035378788","https://openalex.org/W2106484393","https://openalex.org/W2121819644","https://openalex.org/W2151097162","https://openalex.org/W2535375934","https://openalex.org/W2738601786"],"related_works":["https://openalex.org/W3140847110","https://openalex.org/W2118949348","https://openalex.org/W1839547246","https://openalex.org/W2148856073","https://openalex.org/W2144374937","https://openalex.org/W173521803","https://openalex.org/W2799036754","https://openalex.org/W2186880465","https://openalex.org/W4313496576","https://openalex.org/W2065192738"],"ngrams_url":"https://api.openalex.org/works/W2808908725/ngrams","abstract_inverted_index":{"The":[0],"main":[1],"focus":[2],"of":[3,47,56,82,99],"the":[4,17,35,45,48,94],"existing":[5],"approximate":[6,65,83,101,115],"arithmetic":[7,116],"circuits":[8],"has":[9],"been":[10],"on":[11],"ASIC-based":[12,40],"designs.":[13],"However,":[14],"due":[15],"to":[16,59],"architectural":[18],"differences":[19],"between":[20],"ASICs":[21],"and":[22,52,90,111],"FPGAs,":[23],"comparable":[24],"performance":[25,91],"gains":[26],"cannot":[27],"be":[28],"achieved":[29],"for":[30,39,63,68,109],"FPGA-based":[31,69,100,114],"systems":[32],"by":[33],"using":[34],"approximations":[36],"defined,":[37],"particularly":[38],"systems.":[41,70],"This":[42],"paper":[43],"exploits":[44],"structure":[46],"6-input":[49],"lookup":[50],"tables":[51],"associated":[53],"carry":[54],"chains":[55],"modern":[57],"FPGAs":[58],"define":[60],"a":[61,107],"methodology":[62],"designing":[64,110],"multipliers":[66,84],"optimized":[67],"Using":[71],"our":[72],"presented":[73],"methodology,":[74],"we":[75],"present":[76],"SMApproxLib,":[77],"an":[78],"open":[79,96],"source":[80,97],"library":[81,98],"with":[85],"different":[86],"bit-widths,":[87],"output":[88],"accuracies":[89],"gains.":[92],"Being":[93],"first":[95],"multipliers,":[102],"SMAp-proxLib":[103],"can":[104],"serve":[105],"as":[106],"benchmark":[108],"comparing":[112],"future":[113],"circuits.":[117]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2808908725","counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":3}],"updated_date":"2024-03-22T18:05:32.602214","created_date":"2018-06-29"}