{"id":"https://openalex.org/W2808980609","doi":"https://doi.org/10.1145/3195970.3195996","title":"Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators","display_name":"Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators","publication_year":2018,"publication_date":"2018-06-19","ids":{"openalex":"https://openalex.org/W2808980609","doi":"https://doi.org/10.1145/3195970.3195996","mag":"2808980609"},"language":"en","primary_location":{"id":"doi:10.1145/3195970.3195996","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3195996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 55th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058712739","display_name":"Semeen Rehman","orcid":"https://orcid.org/0000-0002-8972-0949"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Semeen Rehman","raw_affiliation_strings":["Vienna University of Technology, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021248438","display_name":"Bharath Srinivas Prabakaran","orcid":"https://orcid.org/0000-0003-0557-2166"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Bharath Srinivas Prabakaran","raw_affiliation_strings":["Vienna University of Technology, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034338082","display_name":"Florian Kriebel","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Florian Kriebel","raw_affiliation_strings":["Vienna University of Technology, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100647460","display_name":"Muhammad Abdullah Hanif","orcid":"https://orcid.org/0000-0001-9841-6132"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Muhammad Abdullah Hanif","raw_affiliation_strings":["Vienna University of Technology, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005190949","display_name":"Muhammad Shafique","orcid":"https://orcid.org/0000-0002-2607-8135"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Muhammad Shafique","raw_affiliation_strings":["Vienna University of Technology, Austria"],"affiliations":[{"raw_affiliation_string":"Vienna University of Technology, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5028792027"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.9613,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.91723335,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8906328678131104},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.87615966796875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7271813154220581},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7219480872154236},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6607341766357422},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5350186824798584},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.49378737807273865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4924126863479614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43898412585258484},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4252947270870209},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.390893816947937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09594148397445679},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0676608681678772},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06604209542274475}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8906328678131104},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.87615966796875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7271813154220581},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7219480872154236},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6607341766357422},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5350186824798584},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.49378737807273865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4924126863479614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43898412585258484},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4252947270870209},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.390893816947937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09594148397445679},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0676608681678772},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06604209542274475},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3195970.3195996","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3195996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 55th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1605020135","https://openalex.org/W1977850862","https://openalex.org/W1999890536","https://openalex.org/W2005865544","https://openalex.org/W2018758602","https://openalex.org/W2026005150","https://openalex.org/W2034349555","https://openalex.org/W2035378788","https://openalex.org/W2045294186","https://openalex.org/W2104578404","https://openalex.org/W2106484393","https://openalex.org/W2114837206","https://openalex.org/W2121819644","https://openalex.org/W2151097162","https://openalex.org/W2155458498","https://openalex.org/W2535375934","https://openalex.org/W2548638895","https://openalex.org/W2612139336","https://openalex.org/W3141620748","https://openalex.org/W3144137741","https://openalex.org/W3147234326","https://openalex.org/W4246795461"],"related_works":["https://openalex.org/W3010492628","https://openalex.org/W2157347402","https://openalex.org/W3139915793","https://openalex.org/W201024842","https://openalex.org/W2729143682","https://openalex.org/W2995926156","https://openalex.org/W2134422574","https://openalex.org/W2808980609","https://openalex.org/W2506672464","https://openalex.org/W2066442567"],"abstract_inverted_index":{"The":[0],"architectural":[1],"differences":[2],"between":[3],"ASICs":[4],"and":[5,42,52,88,96,119,128,133],"FPGAs":[6],"limit":[7],"the":[8,14,35,64,72,77,141],"effective":[9],"performance":[10],"gains":[11,54,90],"achievable":[12],"by":[13,63,76],"application":[15],"of":[16,93,114],"ASIC-based":[17,66],"approximation":[18],"principles":[19],"for":[20,140],"FPGA-based":[21,36],"reconfigurable":[22],"computing":[23],"systems.":[24],"This":[25],"paper":[26],"presents":[27],"a":[28,136],"novel":[29],"approximate":[30,67,115],"multiplier":[31,73],"architecture":[32],"customized":[33],"towards":[34],"fabrics,":[37],"an":[38,43,101],"efficient":[39],"design":[40,82],"methodology,":[41],"open-source":[44,118],"library.":[45],"Our":[46,112],"designs":[47],"provide":[48],"higher":[49],"area,":[50,94,132],"latency":[51],"energy":[53],"along":[55],"with":[56],"better":[57],"output":[58],"accuracy":[59,103],"than":[60],"those":[61],"offered":[62,75],"state-of-the-art":[65],"multipliers.":[68],"Moreover,":[69],"compared":[70],"to":[71,85,124],"IP":[74],"Xilinx":[78],"Vivado,":[79],"our":[80],"proposed":[81],"achieves":[83],"up":[84],"30%,":[86],"53%,":[87],"67%":[89],"in":[91,130],"terms":[92],"latency,":[95],"energy,":[97],"respectively,":[98],"while":[99],"incurring":[100],"insignificant":[102],"loss":[104],"(on":[105],"average,":[106],"below":[107],"1%":[108],"average":[109],"relative":[110],"error).":[111],"library":[113],"multipliers":[116],"is":[117],"available":[120],"online":[121],"at":[122],"https://cfaed.tudresden.de/pd-downloads":[123],"fuel":[125],"further":[126],"research":[127,138],"development":[129],"this":[131],"thereby":[134],"enabling":[135],"new":[137],"direction":[139],"FPGA":[142],"community.":[143]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}