{"id":"https://openalex.org/W2808961451","doi":"https://doi.org/10.1145/3195970.3195980","title":"Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule","display_name":"Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule","publication_year":2018,"publication_date":"2018-06-19","ids":{"openalex":"https://openalex.org/W2808961451","doi":"https://doi.org/10.1145/3195970.3195980","mag":"2808961451"},"language":"en","primary_location":{"id":"doi:10.1145/3195970.3195980","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3195980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 55th Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059513566","display_name":"Divya Prasad","orcid":"https://orcid.org/0000-0003-3110-7719"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Divya Prasad","raw_affiliation_strings":["Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016963468","display_name":"Saurabh Sinha","orcid":"https://orcid.org/0000-0001-7453-9576"},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saurabh Sinha","raw_affiliation_strings":["Arm Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arm Inc","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109501603","display_name":"Brian Cline","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Cline","raw_affiliation_strings":["Arm Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arm Inc","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103810717","display_name":"Steve Moore","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Moore","raw_affiliation_strings":["Arm Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arm Inc","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080526846","display_name":"Azad Naeemi","orcid":"https://orcid.org/0000-0003-4774-9046"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azad Naeemi","raw_affiliation_strings":["Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47523477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.626763105392456},{"id":"https://openalex.org/keywords/pathfinding","display_name":"Pathfinding","score":0.595522403717041},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5334800481796265},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.5251626372337341},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5242581367492676},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5057415962219238},{"id":"https://openalex.org/keywords/a-priori-and-a-posteriori","display_name":"A priori and a posteriori","score":0.4879531264305115},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48012399673461914},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4515669345855713},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.449631929397583},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.44940584897994995},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43911588191986084},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42796117067337036},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4258460998535156},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.41261452436447144},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3931279182434082},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36691951751708984},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.32582172751426697},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2425234615802765},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2294926941394806},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1757214367389679},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.12381911277770996},{"id":"https://openalex.org/keywords/shortest-path-problem","display_name":"Shortest path problem","score":0.08932733535766602}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.626763105392456},{"id":"https://openalex.org/C25321074","wikidata":"https://www.wikidata.org/wiki/Q1969601","display_name":"Pathfinding","level":4,"score":0.595522403717041},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5334800481796265},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.5251626372337341},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5242581367492676},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5057415962219238},{"id":"https://openalex.org/C75553542","wikidata":"https://www.wikidata.org/wiki/Q178161","display_name":"A priori and a posteriori","level":2,"score":0.4879531264305115},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48012399673461914},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4515669345855713},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.449631929397583},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.44940584897994995},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43911588191986084},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42796117067337036},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4258460998535156},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.41261452436447144},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3931279182434082},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36691951751708984},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.32582172751426697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2425234615802765},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2294926941394806},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1757214367389679},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.12381911277770996},{"id":"https://openalex.org/C22590252","wikidata":"https://www.wikidata.org/wiki/Q1058754","display_name":"Shortest path problem","level":3,"score":0.08932733535766602},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3195970.3195980","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195970.3195980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 55th Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1970296212","https://openalex.org/W2007038177","https://openalex.org/W2023141502","https://openalex.org/W2028954821","https://openalex.org/W2033258441","https://openalex.org/W2144321909","https://openalex.org/W2488181014","https://openalex.org/W2583494739","https://openalex.org/W2605150525","https://openalex.org/W2787400505","https://openalex.org/W3021328737"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W4245336546","https://openalex.org/W2543084892","https://openalex.org/W4386859294","https://openalex.org/W2357425846","https://openalex.org/W2967850598","https://openalex.org/W2376726667","https://openalex.org/W2376028644","https://openalex.org/W162881505"],"abstract_inverted_index":{"Faithful":[0],"system-level":[1],"modeling":[2],"is":[3,21],"vital":[4],"to":[5,23,25,32,47],"design":[6,49,102],"and":[7,10,28,30,51,69,92,101],"technology":[8,27,79,91,100],"pathfinding,":[9],"requires":[11],"accurate":[12],"representation":[13],"of":[14,74],"interconnects.":[15],"In":[16],"this":[17],"study,":[18],"Rent's":[19],"rule":[20],"modernized":[22],"cater":[24],"advanced":[26],"design,":[29],"applied":[31],"derive":[33],"a":[34,40,72,95],"priori":[35,41],"wirelength":[36,66],"distribution":[37,67],"models.":[38],"Furthermore,":[39],"interconnect":[42,59],"branching":[43,60],"models":[44,61,68,84],"are":[45,62,85],"proposed":[46],"capture":[48,88],"constraints":[50],"their":[52],"handling":[53],"by":[54],"the":[55,65],"Electronic-Design-Automation":[56],"tools.":[57],"These":[58],"embedded":[63],"into":[64],"validated":[70],"against":[71],"suite":[73],"state-of-the-art":[75],"commercial":[76],"designs":[77],"across":[78],"nodes.":[80],"Novel":[81],"design-specific":[82],"critical-path":[83],"presented":[86],"which":[87],"trends":[89],"in":[90],"microarchitecture,":[93],"providing":[94],"reliable":[96],"framework":[97],"for":[98],"future":[99],"benchmarking.":[103]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}