{"id":"https://openalex.org/W2883647869","doi":"https://doi.org/10.1145/3195800","title":"Wotan","display_name":"Wotan","publication_year":2018,"publication_date":"2018-06-30","ids":{"openalex":"https://openalex.org/W2883647869","doi":"https://doi.org/10.1145/3195800","mag":"2883647869"},"language":"en","primary_location":{"id":"doi:10.1145/3195800","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195800","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024675991","display_name":"Oleg Petelin","orcid":"https://orcid.org/0000-0002-8535-3432"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Oleg Petelin","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"raw_orcid":"https://orcid.org/0000-0002-8535-3432","affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024675991"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.2618,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57143674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"11","issue":"2","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7864101529121399},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7192580699920654},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6763615012168884},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.669434666633606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6176766157150269},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5542108416557312},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4001547396183014}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7864101529121399},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7192580699920654},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6763615012168884},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.669434666633606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6176766157150269},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5542108416557312},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4001547396183014},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3195800","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195800","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1507039213","https://openalex.org/W1523051745","https://openalex.org/W1524957862","https://openalex.org/W1669973258","https://openalex.org/W1989477191","https://openalex.org/W1991530123","https://openalex.org/W1995512071","https://openalex.org/W2005602803","https://openalex.org/W2007049691","https://openalex.org/W2014091871","https://openalex.org/W2018353373","https://openalex.org/W2023146792","https://openalex.org/W2076729972","https://openalex.org/W2098557772","https://openalex.org/W2102503881","https://openalex.org/W2105057016","https://openalex.org/W2105616993","https://openalex.org/W2110265185","https://openalex.org/W2115826669","https://openalex.org/W2117889403","https://openalex.org/W2121244114","https://openalex.org/W2131696304","https://openalex.org/W2133712953","https://openalex.org/W2138840350","https://openalex.org/W2144853876","https://openalex.org/W2156666436","https://openalex.org/W2161640626","https://openalex.org/W2163064147","https://openalex.org/W2164340799","https://openalex.org/W2296084214","https://openalex.org/W2527244689","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2184011203"],"abstract_inverted_index":{"FPGA":[0,75,125],"routing":[1,5,29,126],"architectures":[2,34,107,175],"consist":[3],"of":[4,16,26,52,81,106,111,133,147,171,178,189],"wires":[6],"and":[7,20,24,45,68,136,164,173],"programmable":[8],"switches":[9],"that":[10],"together":[11],"account":[12],"for":[13,102,168],"the":[14,17,56,87,109,124,131,139,195],"majority":[15],"fabric":[18],"delay":[19],"area,":[21],"making":[22],"evaluation":[23],"optimization":[25],"an":[27,156],"FPGA\u2019s":[28],"architecture":[30,76,83],"very":[31],"important.":[32],"Routing":[33],"have":[35],"traditionally":[36],"been":[37],"evaluated":[38],"using":[39,176],"a":[40,50,60,65,73,96,103,144,169,186],"full":[41,61,196],"synthesize,":[42],"pack,":[43],"place":[44],"route":[46,143],"CAD":[47,62,198],"flow":[48,63,199],"over":[49],"suite":[51],"benchmark":[53,112],"circuits.":[54,113],"While":[55],"results":[57,193],"are":[58,152],"accurate,":[59],"has":[64],"long":[66],"runtime":[67],"is":[69],"often":[70],"tuned":[71],"to":[72,98,128,141],"specific":[74],"type,":[77],"which":[78,151],"limits":[79],"exploration":[80],"different":[82],"options":[84],"early":[85],"in":[86,182],"design":[88],"process.":[89],"In":[90],"this":[91],"article,":[92],"we":[93],"present":[94,165],"Wotan,":[95],"tool":[97],"quickly":[99],"estimate":[100,130,138],"routability":[101,118,158,166,192],"wide":[104],"range":[105,170],"without":[108],"use":[110],"At":[114],"its":[115],"core,":[116],"our":[117,162],"predictor":[119,163],"efficiently":[120],"counts":[121],"paths":[122],"through":[123],"graph":[127],"(1)":[129],"probability":[132],"node":[134],"congestion":[135],"(2)":[137],"probabilities":[140],"successfully":[142],"randomized":[145],"subset":[146],"(source,":[148],"sink)":[149],"pairs,":[150],"then":[153],"combined":[154],"into":[155],"overall":[157],"metric.":[159],"We":[160],"describe":[161],"estimates":[167],"6-LUT":[172],"4-LUT":[174],"mixes":[177],"wire":[179],"types":[180],"connected":[181],"complex":[183],"ways,":[184],"showing":[185],"rank":[187],"correlation":[188],"0.91":[190],"with":[191],"from":[194],"VPR":[197],"while":[200],"requiring":[201],"18\u00d7":[202],"less":[203],"CPU":[204],"effort.":[205]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2018-08-03T00:00:00"}