{"id":"https://openalex.org/W2805995084","doi":"https://doi.org/10.1145/3195612.3195616","title":"Exhaustive evaluation of memory-latency sensitivity on manycore processors with large cache","display_name":"Exhaustive evaluation of memory-latency sensitivity on manycore processors with large cache","publication_year":2018,"publication_date":"2018-03-15","ids":{"openalex":"https://openalex.org/W2805995084","doi":"https://doi.org/10.1145/3195612.3195616","mag":"2805995084"},"language":"en","primary_location":{"id":"doi:10.1145/3195612.3195616","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195612.3195616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on High Performance Compilation, Computing and Communications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047466935","display_name":"Noboru Tanabe","orcid":"https://orcid.org/0000-0001-9448-1770"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Noboru Tanabe","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011254074","display_name":"Toshio Endo","orcid":"https://orcid.org/0000-0001-7297-6211"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshio Endo","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047466935"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.47775605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8679728507995605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7020435333251953},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6682133078575134},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6463950276374817},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.543330192565918},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5232873558998108},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.5167093276977539},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45190468430519104},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.4431259334087372},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42528748512268066},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40477877855300903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28719019889831543},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.15032795071601868},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07939261198043823}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8679728507995605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7020435333251953},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6682133078575134},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6463950276374817},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.543330192565918},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5232873558998108},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.5167093276977539},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45190468430519104},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.4431259334087372},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42528748512268066},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40477877855300903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28719019889831543},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.15032795071601868},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07939261198043823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3195612.3195616","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3195612.3195616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on High Performance Compilation, Computing and Communications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4000000059604645}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1972584917","https://openalex.org/W1988852271","https://openalex.org/W1992755462","https://openalex.org/W2090204040","https://openalex.org/W2095685483","https://openalex.org/W2138146350","https://openalex.org/W2164999122","https://openalex.org/W2252166639","https://openalex.org/W2536095850"],"related_works":["https://openalex.org/W2739740241","https://openalex.org/W1974923383","https://openalex.org/W4293430534","https://openalex.org/W2085105049","https://openalex.org/W2475524688","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2526069705"],"abstract_inverted_index":{"The":[0,48,180],"launch":[1],"of":[2,43,50,69,138,178,184],"DIMM":[3],"type":[4],"3D":[5,97],"XPoint":[6,98],"is":[7,29,53,79,110,128],"planned":[8],"in":[9,24,94],"2018,":[10],"and":[11,58,87,172],"machines":[12],"that":[13,177],"have":[14,90,148,168],"such":[15,82],"devices":[16],"as":[17,83],"large":[18,91],"main":[19,45,99,118],"memory":[20,46,119,174],"will":[21],"be":[22],"commodity":[23],"the":[25,41,76,105,141,153,192,204],"near":[26],"future.":[27],"It":[28],"important":[30],"to":[31,54,65,96,103,112,134,176],"evaluate":[32,66,104],"application":[33],"performance":[34,136,150,170],"beforehand":[35],"on":[36,164],"those":[37],"machine":[38],"configurations,":[39],"considering":[40,195],"effects":[42,107],"larger":[44],"latency.":[47],"objective":[49],"this":[51,157],"paper":[52,181],"propose":[55],"an":[56],"accurate":[57,126,202],"high-throughput":[59],"evaluation":[60],"methodology":[61],"for":[62,152],"exhaustive":[63,185],"experiments":[64,206],"with":[67,71,191],"lots":[68],"applications":[70],"various":[72],"multidimensional":[73],"conditions.":[74],"Also":[75],"target":[77],"architecture":[78],"manycore":[80],"processors":[81],"Xeon":[84,143,165],"Phi":[85,144],"KNL":[86,145],"assumes":[88],"they":[89],"DRAM":[92],"cache":[93],"addition":[95],"memory.":[100],"In":[101],"order":[102],"latency":[106,197,213],"accurately,":[108],"it":[109],"necessary":[111],"take":[113,188,208],"stall":[114],"cycles":[115],"caused":[116],"by":[117],"accesses":[120],"into":[121],"account.":[122],"However,":[123,140],"using":[124],"cycle":[125,201],"simulators":[127],"too":[129],"heavy.":[130],"Instead,":[131],"we":[132],"adopt":[133],"harness":[135],"counters":[137,151,171],"processors.":[139],"current":[142],"does":[146],"not":[147],"any":[149],"stalls.":[154],"To":[155],"address":[156],"issue,":[158],"our":[159],"method":[160,194],"integrates":[161],"measurement":[162],"results":[163,183],"Skylake-SP,":[166],"which":[167,187],"desirable":[169],"close":[173],"system":[175],"KNL.":[179],"shows":[182],"experiments,":[186],"two":[189],"days":[190],"proposed":[193],"arbitrary":[196],"settings.":[198],"With":[199],"a":[200],"simulator,":[203],"equivalent":[205],"would":[207],"about":[209],"180":[210],"years":[211],"per":[212],"setting.":[214]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}