{"id":"https://openalex.org/W2806047179","doi":"https://doi.org/10.1145/3194554.3194650","title":"SimTRaX","display_name":"SimTRaX","publication_year":2018,"publication_date":"2018-05-30","ids":{"openalex":"https://openalex.org/W2806047179","doi":"https://doi.org/10.1145/3194554.3194650","mag":"2806047179"},"language":"en","primary_location":{"id":"doi:10.1145/3194554.3194650","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3194554.3194650","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3194554.3194650","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3194554.3194650","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022675662","display_name":"Konstantin Shkurko","orcid":"https://orcid.org/0000-0002-5828-737X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Konstantin Shkurko","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102253717","display_name":"Tim Grant","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tim Grant","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014880542","display_name":"Erik Brunvand","orcid":"https://orcid.org/0000-0001-8881-927X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Erik Brunvand","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011019154","display_name":"Daniel Kopta","orcid":"https://orcid.org/0000-0002-9809-1937"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Kopta","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029852922","display_name":"Josef Spjut","orcid":"https://orcid.org/0000-0001-5483-7867"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Josef Spjut","raw_affiliation_strings":["NVIDIA, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074346829","display_name":"Elena Vasiou","orcid":"https://orcid.org/0000-0002-8039-2977"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elena Vasiou","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034323803","display_name":"Ian Mallett","orcid":"https://orcid.org/0000-0002-2505-3649"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ian Mallett","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004638951","display_name":"Cem Yuksel","orcid":"https://orcid.org/0000-0002-0122-4159"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cem Yuksel","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5022675662"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.5255,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.61862451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"503","last_page":"506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8713691234588623},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7463407516479492},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6374207735061646},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5494827032089233},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5349164605140686},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4766429364681244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4647846221923828},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.44545578956604004},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4268009662628174},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4108867049217224},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3579727113246918},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3095652461051941},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22328561544418335},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.20372611284255981},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10903841257095337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8713691234588623},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7463407516479492},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6374207735061646},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5494827032089233},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5349164605140686},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4766429364681244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4647846221923828},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.44545578956604004},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4268009662628174},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4108867049217224},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3579727113246918},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3095652461051941},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22328561544418335},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.20372611284255981},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10903841257095337},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3194554.3194650","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3194554.3194650","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3194554.3194650","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3194554.3194650","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3194554.3194650","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3194554.3194650","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[{"id":"https://openalex.org/G7807074030","display_name":null,"funder_award_id":"1409129","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2806047179.pdf","grobid_xml":"https://content.openalex.org/works/W2806047179.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1839039067","https://openalex.org/W1979527452","https://openalex.org/W2010802738","https://openalex.org/W2034062945","https://openalex.org/W2034861439","https://openalex.org/W2040057285","https://openalex.org/W2050609278","https://openalex.org/W2077019175","https://openalex.org/W2088032806","https://openalex.org/W2093043622","https://openalex.org/W2103742924","https://openalex.org/W2106562406","https://openalex.org/W2113235308","https://openalex.org/W2120635877","https://openalex.org/W2123086052","https://openalex.org/W2138624212","https://openalex.org/W2140618283","https://openalex.org/W2143823686","https://openalex.org/W2147657366","https://openalex.org/W2157300467","https://openalex.org/W2160428323","https://openalex.org/W2161522487","https://openalex.org/W2162639668","https://openalex.org/W2166940427","https://openalex.org/W2737903756"],"related_works":["https://openalex.org/W2127001124","https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W2944414554","https://openalex.org/W2559795407","https://openalex.org/W2000563648","https://openalex.org/W3009022466","https://openalex.org/W2533585248","https://openalex.org/W4205208341"],"abstract_inverted_index":{"SimTRaX":[0,110],"is":[1],"a":[2,79,112,119],"simulation":[3,26],"infrastructure":[4,20,116],"for":[5,51,117,125],"simultaneous":[6],"exploration":[7],"of":[8,27,31,121],"highly":[9],"parallel":[10,123,126],"accelerator":[11],"architectures":[12,28,124],"and":[13,24,39,67,70,93,107,114],"how":[14],"applications":[15,73,127],"map":[16],"to":[17,47,58,68,102],"them.":[18],"The":[19,76],"targets":[21],"both":[22],"cycle-accurate":[23],"functional":[25],"with":[29],"thousands":[30],"simple":[32],"cores":[33],"that":[34,62,128],"may":[35],"share":[36],"expensive":[37],"computation":[38],"memory":[40,81,91],"resources.":[41],"A":[42],"modified":[43],"LLVM":[44],"backend":[45],"used":[46],"compile":[48],"C++":[49],"programs":[50],"the":[52,56,72,98],"simulated":[53,132],"architecture":[54],"allows":[55],"user":[57],"create":[59],"custom":[60],"instructions":[61],"access":[63],"proposed":[64],"special-purpose":[65],"hardware":[66],"debug":[69],"profile":[71],"being":[74],"executed.":[75],"simulator":[77,101],"models":[78],"full":[80],"hierarchy":[82],"including":[83],"registers,":[84],"local":[85],"scratchpad":[86],"RAM,":[87],"shared":[88],"caches,":[89],"external":[90],"channels,":[92],"DRAM":[94,100],"main":[95],"memory,":[96],"leveraging":[97],"USIMM":[99],"provide":[103],"accurate":[104],"dynamic":[105],"latencies":[106],"power":[108],"usage.":[109],"provides":[111],"powerful":[113],"flexible":[115],"exploring":[118],"class":[120],"extremely":[122],"are":[129],"not":[130],"easily":[131],"using":[133],"existing":[134],"simulators.":[135]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2018-06-13T00:00:00"}