{"id":"https://openalex.org/W2807553775","doi":"https://doi.org/10.1145/3194554.3194614","title":"Design Exploration of IoT centric Neural Inference Accelerators","display_name":"Design Exploration of IoT centric Neural Inference Accelerators","publication_year":2018,"publication_date":"2018-05-30","ids":{"openalex":"https://openalex.org/W2807553775","doi":"https://doi.org/10.1145/3194554.3194614","mag":"2807553775"},"language":"en","primary_location":{"id":"doi:10.1145/3194554.3194614","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3194554.3194614","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066176656","display_name":"Vivek Parmar","orcid":"https://orcid.org/0000-0001-7380-0816"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Vivek Parmar","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008011360","display_name":"Manan Suri","orcid":"https://orcid.org/0000-0003-1417-3570"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manan Suri","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5066176656"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.7725,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73398545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"391","last_page":"396"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7891303300857544},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7523009181022644},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4969349205493927},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.494933545589447},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4904443919658661},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.47651731967926025},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.45577502250671387},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.44031038880348206},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4246927499771118},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4017934799194336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35229405760765076},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30454176664352417},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14844942092895508},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11980640888214111}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7891303300857544},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7523009181022644},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4969349205493927},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.494933545589447},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4904443919658661},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.47651731967926025},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.45577502250671387},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.44031038880348206},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4246927499771118},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4017934799194336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35229405760765076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30454176664352417},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14844942092895508},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11980640888214111},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3194554.3194614","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3194554.3194614","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5099999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W134960717","https://openalex.org/W2110485445","https://openalex.org/W2111072639","https://openalex.org/W2130360162","https://openalex.org/W2137983211","https://openalex.org/W2138565468","https://openalex.org/W2163605009","https://openalex.org/W2285660444","https://openalex.org/W2288365131","https://openalex.org/W2289252105","https://openalex.org/W2584893919","https://openalex.org/W2606722458","https://openalex.org/W2621405616","https://openalex.org/W2783525259","https://openalex.org/W2950656546","https://openalex.org/W2964299589","https://openalex.org/W3120740533","https://openalex.org/W3146803896"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W3204400881","https://openalex.org/W3214410901","https://openalex.org/W3204296682","https://openalex.org/W3183118997","https://openalex.org/W2917767146"],"abstract_inverted_index":{"Neural":[0],"networks":[1,38],"have":[2,52],"been":[3,53],"successfully":[4],"deployed":[5],"in":[6,55,140],"a":[7,65,78,111,135,153,168,189],"variety":[8],"of":[9,22,36,64,84,98,110,123,130,137,157,171,180,192,203],"fields":[10],"like":[11,88],"computer":[12],"vision,":[13],"natural":[14],"language":[15],"processing,":[16],"pattern":[17],"recognition,":[18],"etc.":[19],"However":[20],"most":[21],"their":[23],"current":[24],"deployments":[25],"are":[26],"suitable":[27],"for":[28,73,188],"cloud-based":[29],"high-performance":[30],"computing":[31],"systems.":[32,75],"As":[33],"the":[34,62,82,99,106,127,131],"computation":[35,91],"neural":[37,70,100,114,132],"is":[39,183,215],"not":[40],"suited":[41],"to":[42,144,151],"traditional":[43],"Von-Neumann":[44],"CPU":[45],"architectures,":[46],"many":[47],"novel":[48],"hardware":[49,125],"accelerator":[50,147],"designs":[51],"proposed":[54],"literature.":[56],"In":[57],"this":[58],"paper":[59,104],"we":[60,195],"present":[61,77],"design":[63,86,108],"novel,":[66],"simplified":[67],"and":[68],"extensible":[69],"inference":[71,101],"engine":[72],"IoT":[74],"We":[76],"detailed":[79],"analysis":[80],"on":[81,95],"impact":[83],"various":[85],"choices":[87],"technology":[89],"node,":[90],"block":[92,190],"size,":[93],"etc":[94],"overall":[96],"performance":[97,122,154],"engine.":[102],"The":[103,146],"demonstrates":[105],"first":[107],"instance":[109],"power-optimized":[112],"ELM":[113],"network":[115,133,169],"using":[116],"ReLU":[117],"activation.":[118],"Comparison":[119],"between":[120],"learning":[121],"simulated":[124],"against":[126],"software":[128],"model":[129],"shows":[134],"variation":[136],"~":[138,158,204],"1%":[139],"testing":[141],"accuracy":[142],"due":[143],"quantization.":[145],"compute":[148],"blocks":[149],"manage":[150],"achieve":[152],"per":[155,163,165,185],"Watt":[156],"290":[159],"MSPS/W":[160],"(Million":[161],"samples":[162],"second":[164],"Watt)":[166],"with":[167,217],"structure":[170],"size:":[172],"8":[173],"x":[174,176],"32":[175],"2.":[177],"Minimum":[178],"energy":[179],"40":[181],"pJ":[182],"acheived":[184,209],"sample":[186],"processed":[187],"size":[191],"16.":[193],"Further,":[194],"show":[196],"through":[197],"simulations":[198],"that":[199],"an":[200],"added":[201],"power-saving":[202],"30":[205],"%":[206],"can":[207],"be":[208],"if":[210],"SRAM":[211],"based":[212],"main":[213],"memory":[214],"replaced":[216],"emerging":[218],"STT-MRAM":[219],"technology.":[220]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}