{"id":"https://openalex.org/W2806010914","doi":"https://doi.org/10.1145/3194554.3194592","title":"Impolite High Speed Interfaces with Asynchronous Pulse Logic","display_name":"Impolite High Speed Interfaces with Asynchronous Pulse Logic","publication_year":2018,"publication_date":"2018-05-30","ids":{"openalex":"https://openalex.org/W2806010914","doi":"https://doi.org/10.1145/3194554.3194592","mag":"2806010914"},"language":"en","primary_location":{"id":"doi:10.1145/3194554.3194592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3194554.3194592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://escholarship.org/uc/item/1hg297t5","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041511489","display_name":"Merritt Miller","orcid":"https://orcid.org/0000-0003-2170-2549"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Merritt Miller","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069689077","display_name":"Carrie Segal","orcid":"https://orcid.org/0000-0002-5660-8635"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carrie Segal","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044130340","display_name":"David Mc Carthy","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Mc Carthy","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077427190","display_name":"Aditya Dalakoti","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aditya Dalakoti","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090724122","display_name":"Prashansa Mukim","orcid":"https://orcid.org/0000-0002-1150-1826"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prashansa Mukim","raw_affiliation_strings":["University of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026518797","display_name":"Forrest Brewer","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Forrest Brewer","raw_affiliation_strings":["Univeristy of California, Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univeristy of California, Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":0.2262,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.35361571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.691983163356781},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6845909357070923},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5827992558479309},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5737618803977966},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5118398070335388},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5061587691307068},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.5035111308097839},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5013778209686279},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4969947636127472},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.49197980761528015},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4882972240447998},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.44319653511047363},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.42906302213668823},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4242444932460785},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.415759414434433},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3713844120502472},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.23668953776359558},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20205220580101013},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18134430050849915},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15455111861228943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12837618589401245},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09535211324691772},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07162702083587646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.691983163356781},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6845909357070923},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5827992558479309},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5737618803977966},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5118398070335388},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5061587691307068},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.5035111308097839},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5013778209686279},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4969947636127472},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.49197980761528015},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4882972240447998},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.44319653511047363},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.42906302213668823},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4242444932460785},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.415759414434433},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3713844120502472},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.23668953776359558},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20205220580101013},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18134430050849915},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15455111861228943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12837618589401245},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09535211324691772},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07162702083587646},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3194554.3194592","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3194554.3194592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:escholarship.org:ark:/13030/qt1hg297t5","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/1hg297t5","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nd","license_id":"https://openalex.org/licenses/cc-by-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:escholarship.org:ark:/13030/qt1hg297t5","is_oa":true,"landing_page_url":"https://escholarship.org/uc/item/1hg297t5","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nd","license_id":"https://openalex.org/licenses/cc-by-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1562054836","https://openalex.org/W1595196594","https://openalex.org/W1837031963","https://openalex.org/W1874195712","https://openalex.org/W1978223632","https://openalex.org/W2010492848","https://openalex.org/W2021596614","https://openalex.org/W2052006175","https://openalex.org/W2072633263","https://openalex.org/W2101317259","https://openalex.org/W2117299791","https://openalex.org/W2128830021","https://openalex.org/W2130601386","https://openalex.org/W2136310485","https://openalex.org/W2147058143","https://openalex.org/W2147833683","https://openalex.org/W2159813733","https://openalex.org/W2161331676","https://openalex.org/W2171825402","https://openalex.org/W2294903082","https://openalex.org/W2770472288","https://openalex.org/W4231905827","https://openalex.org/W6635508685"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2096007426","https://openalex.org/W2001164331","https://openalex.org/W2010002411","https://openalex.org/W2055696912","https://openalex.org/W4231710159","https://openalex.org/W2131757811","https://openalex.org/W2114869156","https://openalex.org/W2473485204","https://openalex.org/W3144412177"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,45],"design":[3,7,68],"solution":[4],"that":[5,14,114],"allows":[6],"of":[8,41,47],"higher-than-core":[9,49],"rate":[10,118],"operation":[11],"with":[12,74],"techniques":[13],"avoid":[15],"PLL/DLL":[16],"blocks":[17],"to":[18,82],"provide":[19],"higher":[20,35],"speed":[21,30,72],"timing.":[22],"Many":[23],"modern":[24],"integrated":[25],"circuits":[26],"(ICs)":[27],"have":[28],"high":[29,71],"interfaces":[31,52,73,98],"which":[32],"operate":[33],"at":[34],"cycle":[36],"rates":[37],"than":[38],"the":[39,42,48,58],"core":[40,59],"IC.":[43],"As":[44],"result":[46],"rate,":[50],"these":[51],"are":[53,99,109,123],"not":[54],"directly":[55],"representable":[56],"in":[57],"sequential":[60],"logic.":[61,90],"Asynchronous":[62],"pulse":[63],"logic":[64,84,122],"offers":[65],"an":[66],"alternative":[67],"method":[69],"for":[70,95,106],"similar":[75],"performance,":[76],"simpler":[77],"circuitry":[78],"and":[79,92,103],"without":[80],"resorting":[81],"high-power":[83],"cells":[85],"such":[86],"as":[87],"emitter":[88],"coupled":[89],"Formal":[91],"practical":[93],"considerations":[94],"constructing":[96],"high-speed":[97],"described.":[100],"Gate":[101],"designs":[102],"timing":[104],"information":[105],"example":[107],"cases":[108,112],"presented.":[110],"These":[111],"suggest":[113],"80%":[115],"improvements":[116],"on":[117],"compared":[119],"traditional":[120],"clocked":[121],"possible.":[124]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}