{"id":"https://openalex.org/W2804577102","doi":"https://doi.org/10.1145/3185089.3185135","title":"Asymmetric Slew Logic Threshold Method on Near Threshold Region","display_name":"Asymmetric Slew Logic Threshold Method on Near Threshold Region","publication_year":2018,"publication_date":"2018-02-08","ids":{"openalex":"https://openalex.org/W2804577102","doi":"https://doi.org/10.1145/3185089.3185135","mag":"2804577102"},"language":"en","primary_location":{"id":"doi:10.1145/3185089.3185135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3185089.3185135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 7th International Conference on Software and Computer Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100761173","display_name":"Young Min Park","orcid":"https://orcid.org/0000-0002-7593-8461"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young Min Park","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101586599","display_name":"Kwangsu Kim","orcid":"https://orcid.org/0000-0002-6334-122X"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwangsu Kim","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110111705","display_name":"Byoung Jin Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byoung Jin Kim","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084016800","display_name":"Eui-Young Chung","orcid":"https://orcid.org/0000-0003-2013-8763"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eui-Young Chung","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04644719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"317","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7005344033241272},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.6842296123504639},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5756001472473145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5623428821563721},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5575808882713318},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5229305028915405},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5197986364364624},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5147102475166321},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4590931832790375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4571835696697235},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.44005540013313293},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4248705506324768},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4170178174972534},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4104048013687134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3084823191165924},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30019617080688477},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15901020169258118},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1485733687877655},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08486580848693848}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7005344033241272},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.6842296123504639},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5756001472473145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5623428821563721},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5575808882713318},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5229305028915405},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5197986364364624},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5147102475166321},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4590931832790375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4571835696697235},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.44005540013313293},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4248705506324768},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4170178174972534},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4104048013687134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3084823191165924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30019617080688477},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15901020169258118},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1485733687877655},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08486580848693848},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3185089.3185135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3185089.3185135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 7th International Conference on Software and Computer Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2027597614","https://openalex.org/W2091083333","https://openalex.org/W2115902334","https://openalex.org/W2125239440","https://openalex.org/W2168159483","https://openalex.org/W2405051333","https://openalex.org/W2549027353","https://openalex.org/W2766979214","https://openalex.org/W6657504937"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W2156446048","https://openalex.org/W2059530328","https://openalex.org/W2743305891","https://openalex.org/W2119527718","https://openalex.org/W2118796996","https://openalex.org/W4235353373"],"abstract_inverted_index":{"Cell":[0],"operation":[1,25],"in":[2,49,76,125,127],"the":[3,15,77,90,138],"Near":[4,50],"Threshold":[5,33,51],"Voltage":[6,34,52],"(NTV)":[7],"domain":[8],"is":[9,58,85],"attracting":[10],"attention":[11],"as":[12],"one":[13],"of":[14,55],"circuit":[16,46],"level":[17],"low-power":[18],"implementations":[19],"circuit.":[20,71],"In":[21,42,100],"this":[22,101],"domain,":[23,53],"cell":[24],"has":[26,38,80],"large":[27],"delay":[28],"characteristic":[29],"compared":[30,136],"to":[31,44,68,87,96,137],"Super":[32],"(STV)":[35],"environment":[36],"but":[37],"high":[39],"energy":[40],"efficiency.":[41],"order":[43],"utilize":[45],"that":[47],"operate":[48],"supporting":[54],"Computer-Aided":[56],"Design(CAD)":[57],"essential.":[59],"There":[60],"are":[61],"many":[62],"recently":[63],"work":[64],"about":[65],"design":[66,73,98],"methodology":[67,74],"apply":[69],"NTV":[70,78,111],"Although":[72],"exploration":[75],"area":[79],"been":[81],"actively":[82],"studied,":[83],"it":[84],"difficult":[86],"immediately":[88],"commercialize":[89],"research":[91],"at":[92],"CAD":[93,114],"flow":[94],"due":[95],"modified":[97],"methodology.":[99],"work,":[102],"we":[103],"propose":[104],"asymmetric":[105],"slew":[106,131,141],"logic":[107,142],"threshold":[108,143],"optimization":[109],"on":[110],"without":[112],"modifying":[113],"flow.":[115],"Our":[116],"proposed":[117],"approach":[118],"achieves":[119],"9.07%,":[120],"11.30%":[121],"and":[122,132],"9.06%":[123],"improvement":[124],"accuracy":[126],"stage":[128,130],"delay,":[129,134],"path":[133],"respectively,":[135],"existing":[139],"symmetric":[140],"method.":[144]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}