{"id":"https://openalex.org/W2791422141","doi":"https://doi.org/10.1145/3183767.3183781","title":"Reducing Code Size in Scheduling Synchronous Dataflow Graphs on Multicore Systems","display_name":"Reducing Code Size in Scheduling Synchronous Dataflow Graphs on Multicore Systems","publication_year":2018,"publication_date":"2018-01-23","ids":{"openalex":"https://openalex.org/W2791422141","doi":"https://doi.org/10.1145/3183767.3183781","mag":"2791422141"},"language":"en","primary_location":{"id":"doi:10.1145/3183767.3183781","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3183767.3183781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037648163","display_name":"Mingze Ma","orcid":"https://orcid.org/0000-0003-1241-3147"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Mingze Ma","raw_affiliation_strings":["School of Computer Science, The University of Manchester, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079821707","display_name":"Rizos Sakellariou","orcid":"https://orcid.org/0000-0002-6104-6649"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rizos Sakellariou","raw_affiliation_strings":["School of Computer Science, The University of Manchester, UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5037648163"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67049621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.87148118019104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8446770906448364},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7407379150390625},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6901299357414246},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5790164470672607},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4644622206687927},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09842711687088013}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.87148118019104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8446770906448364},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7407379150390625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6901299357414246},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5790164470672607},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4644622206687927},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09842711687088013},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3183767.3183781","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3183767.3183781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th Workshop and 7th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and Design Tools and Architectures for Multicore Embedded Computing Platforms","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/acd01848-05dc-4bbd-8716-bd66ff2313a6","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/acd01848-05dc-4bbd-8716-bd66ff2313a6","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ma, M & Sakellariou, R 2018, Reducing code size in scheduling synchronous dataflow graphs on multicore systems. in PARMA-DITAM 2018 - Proceedings : 9th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms. Association for Computing Machinery, pp. 57-62, 9th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2018, Manchester, United Kingdom, 23/01/18. https://doi.org/10.1145/3183767.3183781","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.atira.dk:publications/acd01848-05dc-4bbd-8716-bd66ff2313a6","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85045390680&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ma, M & Sakellariou, R 2018, Reducing code size in scheduling synchronous dataflow graphs on multicore systems. in PARMA-DITAM 2018 - Proceedings : 9th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms. Association for Computing Machinery, pp. 57-62, 9th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, PARMA-DITAM 2018, Manchester, United Kingdom, 23/01/18. https://doi.org/10.1145/3183767.3183781","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1568192366","https://openalex.org/W2033872646","https://openalex.org/W2087656024","https://openalex.org/W2099736035","https://openalex.org/W2107271566","https://openalex.org/W2108727711","https://openalex.org/W2120431055","https://openalex.org/W2167753650","https://openalex.org/W2169268432","https://openalex.org/W2257028583","https://openalex.org/W2558719560","https://openalex.org/W2765130487"],"related_works":["https://openalex.org/W2150836909","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021"],"abstract_inverted_index":{"A":[0],"Synchronous":[1],"Dataflow":[2],"Graph":[3],"(SDFG)":[4],"is":[5],"a":[6,15,29,75,114],"widely":[7],"used":[8],"abstraction":[9],"to":[10,39,45],"capture":[11],"the":[12,33,48,51,60,65,99,109],"characteristics":[13],"of":[14,17,35,50,83],"number":[16],"applications":[18],"often":[19],"running":[20],"on":[21,28,85],"embedded":[22,31],"systems.":[23],"When":[24],"scheduling/mapping":[25],"an":[26,56],"SDFG":[27],"multicore":[30,52,86],"system,":[32,66],"code":[34,62,81,91,104],"tasks":[36],"may":[37,58,68],"have":[38],"be":[40,70],"duplicated":[41],"onto":[42],"multiple":[43],"cores":[44],"fully":[46],"utilize":[47],"parallelism":[49],"system.":[53],"However,":[54],"such":[55],"approach":[57],"increase":[59],"overall":[61,90],"size":[63,92,105],"in":[64],"which":[67,79],"not":[69,94],"desirable.":[71],"This":[72],"paper":[73],"proposes":[74],"code-size-aware":[76],"scheduling":[77,118],"heuristic,":[78],"decreases":[80],"duplication":[82],"SDFGs":[84,111],"systems,":[87],"hence":[88],"minimizing":[89],"while":[93],"affecting":[95],"throughput.":[96],"In":[97],"experiments,":[98],"proposed":[100,117],"heuristic":[101],"achieves":[102],"significant":[103],"reduction":[106],"for":[107],"all":[108],"tested":[110],"compared":[112],"with":[113],"state-of-art":[115],"recently":[116],"algorithm.":[119]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}