{"id":"https://openalex.org/W2798947754","doi":"https://doi.org/10.1145/3180665.3180672","title":"NVMain Extension for Multi-Level Cache Systems","display_name":"NVMain Extension for Multi-Level Cache Systems","publication_year":2018,"publication_date":"2018-01-22","ids":{"openalex":"https://openalex.org/W2798947754","doi":"https://doi.org/10.1145/3180665.3180672","mag":"2798947754"},"language":"en","primary_location":{"id":"doi:10.1145/3180665.3180672","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3180665.3180672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090070224","display_name":"Asif Ali Khan","orcid":"https://orcid.org/0000-0002-5130-9855"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Asif Ali Khan","raw_affiliation_strings":["Chair For Compiler Construction, Technische Universit\u00e4t Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Compiler Construction, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Chair For Compiler Construction, Technische Universit\u00e4t Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Compiler Construction, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Chair For Compiler Construction, Technische Universit\u00e4t Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair For Compiler Construction, Technische Universit\u00e4t Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.8812,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67982251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8178067803382874},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7735809087753296},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6477916836738586},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5314416289329529},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.49624520540237427},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4953843355178833},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.4886515438556671},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4820071756839752},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4760144352912903},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46508070826530457},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4644124209880829},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4407040774822235},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.429617702960968},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4237297773361206},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38793033361434937},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3161758482456207},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2626556158065796},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22631922364234924},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.21945101022720337},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.20794448256492615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07269054651260376}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8178067803382874},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7735809087753296},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6477916836738586},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5314416289329529},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.49624520540237427},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4953843355178833},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.4886515438556671},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4820071756839752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4760144352912903},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46508070826530457},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4644124209880829},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4407040774822235},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.429617702960968},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4237297773361206},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38793033361434937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3161758482456207},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2626556158065796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22631922364234924},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.21945101022720337},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.20794448256492615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07269054651260376},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3180665.3180672","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3180665.3180672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapido'18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1191365092","https://openalex.org/W1983899098","https://openalex.org/W1994717635","https://openalex.org/W2005961863","https://openalex.org/W2010202670","https://openalex.org/W2034062945","https://openalex.org/W2034861439","https://openalex.org/W2036853599","https://openalex.org/W2041420601","https://openalex.org/W2058752853","https://openalex.org/W2061669626","https://openalex.org/W2075293780","https://openalex.org/W2082982763","https://openalex.org/W2105102111","https://openalex.org/W2118811116","https://openalex.org/W2126112620","https://openalex.org/W2137385009","https://openalex.org/W2143823686","https://openalex.org/W2147657366","https://openalex.org/W2152933730","https://openalex.org/W2160428323","https://openalex.org/W2161264993","https://openalex.org/W2161522487","https://openalex.org/W2162639668","https://openalex.org/W2204664557","https://openalex.org/W2310466831","https://openalex.org/W2763501977","https://openalex.org/W2768057307","https://openalex.org/W2798975035","https://openalex.org/W3211915047","https://openalex.org/W4241474909"],"related_works":["https://openalex.org/W2217292995","https://openalex.org/W2115782696","https://openalex.org/W3145643808","https://openalex.org/W2966447112","https://openalex.org/W2363409354","https://openalex.org/W109043737","https://openalex.org/W2262128607","https://openalex.org/W2325985864","https://openalex.org/W4246122698","https://openalex.org/W4226255854"],"abstract_inverted_index":{"In":[0],"this":[1,98],"paper,":[2],"we":[3,154],"present":[4],"an":[5,29,89,122],"extension":[6],"of":[7,60,84,121,145,166,184],"the":[8,81,85,109,146,150,159,167,185],"NVMain":[9,62],"memory":[10,22,37,68,152,160],"simulator.":[11],"The":[12,33,55],"objective":[13],"is":[14],"to":[15,19,158],"facilitate":[16],"computer":[17],"architects":[18],"model":[20,83,92,102],"complex":[21],"designs":[23],"for":[24,39,66,127,175],"future":[25],"computing":[26],"systems":[27],"in":[28,149,192],"accurate":[30],"simulation":[31,193],"framework.":[32],"simulator":[34,86],"supports":[35],"commodity":[36],"models":[38],"DRAM":[40,70,77,111,129],"as":[41,43],"well":[42],"emerging":[44],"non-volatile":[45],"memories":[46],"technologies":[47],"such":[48],"STT-RAM,":[49],"ReRAM,":[50],"PCRAM":[51],"and":[52,71,74,93,113,170,177,188],"hybrid":[53,103],"models.":[54],"current":[56],"publicly":[57],"available":[58],"version":[59],"NVMain,":[61],"2.0,":[63],"offers":[64],"support":[65],"main":[67],"(using":[69],"NVM":[72],"technologies)":[73],"a":[75,118,133],"die-stacked":[76,110,128],"cache.":[78],"We":[79,116,162,180],"extend":[80],"cache":[82,91,105,112,124,130,139],"by":[87,107],"introducing":[88],"SRAM":[90,114],"its":[94],"supporting":[95],"modules.":[96],"With":[97],"addition,":[99],"designers":[100],"can":[101],"multi-level":[104],"hierarchies":[106],"using":[108],"caches.":[115],"provide":[117,163],"reference":[119],"implementation":[120],"optimized":[123],"organization":[125],"scheme":[126],"along":[131],"with":[132],"tag-cache":[134],"unit":[135],"that,":[136],"together,":[137],"reduces":[138],"miss":[140],"latency.":[141],"To":[142],"enable":[143],"integration":[144],"new":[147,168],"features":[148],"existing":[151],"hierarchy,":[153],"make":[155],"necessary":[156],"changes":[157],"controller.":[161],"functional":[164],"verification":[165],"modules":[169],"put":[171],"forward":[172],"our":[173],"approach":[174],"timing":[176],"power":[178],"verification.":[179],"run":[181],"random":[182],"mixes":[183],"SPEC2006":[186],"benchmarks":[187],"observe":[189],"\u00b110%":[190],"difference":[191],"results.":[194]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}