{"id":"https://openalex.org/W2790507270","doi":"https://doi.org/10.1145/3178442.3178444","title":"Combining PREM compilation and ILP scheduling for high-performance and predictable MPSoC execution","display_name":"Combining PREM compilation and ILP scheduling for high-performance and predictable MPSoC execution","publication_year":2018,"publication_date":"2018-02-16","ids":{"openalex":"https://openalex.org/W2790507270","doi":"https://doi.org/10.1145/3178442.3178444","mag":"2790507270"},"language":"en","primary_location":{"id":"doi:10.1145/3178442.3178444","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3178442.3178444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171928","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016219949","display_name":"Joel Mat\u011bjka","orcid":"https://orcid.org/0000-0001-5537-1616"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Joel Mat\u011bjka","raw_affiliation_strings":["Czech Technical University in Prague, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035314320","display_name":"Bj\u00f6rn Forsberg","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn Forsberg","raw_affiliation_strings":["ETH Zurich, Institut f\u00fcr Integrierte, Systeme Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Institut f\u00fcr Integrierte, Systeme Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085476423","display_name":"Micha\u0142 S\u00f3jka","orcid":"https://orcid.org/0000-0002-8738-075X"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Michal Sojka","raw_affiliation_strings":["Czech Technical University in Prague, Czech Institute of Informatics, Robotics and Cybernetics, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague, Czech Institute of Informatics, Robotics and Cybernetics, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039174863","display_name":"Zden\u011bk Hanz\u00e1lek","orcid":"https://orcid.org/0000-0002-8135-1296"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zden\u011bk Hanz\u00e1lek","raw_affiliation_strings":["Czech Technical University in Prague, Czech Institute of Informatics, Robotics and Cybernetics, Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague, Czech Institute of Informatics, Robotics and Cybernetics, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich, Institut f\u00fcr Integrierte, Systeme Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich, Institut f\u00fcr Integrierte, Systeme Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9828,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85801028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9281719923019409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8234458565711975},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.8025952577590942},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6080423593521118},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5942305326461792},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5824859142303467},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5382639169692993},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5318004488945007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4814716875553131},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4734969735145569},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.4502715766429901},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.42709288001060486},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40237677097320557},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.30696797370910645},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18058231472969055},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.12861239910125732},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09873166680335999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06926989555358887}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9281719923019409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8234458565711975},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.8025952577590942},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6080423593521118},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5942305326461792},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5824859142303467},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5382639169692993},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5318004488945007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4814716875553131},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4734969735145569},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.4502715766429901},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.42709288001060486},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40237677097320557},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.30696797370910645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18058231472969055},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.12861239910125732},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09873166680335999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06926989555358887},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3178442.3178444","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3178442.3178444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/677199","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/677199","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171928","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171928","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171928","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171928","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2024105885","https://openalex.org/W2061663604","https://openalex.org/W2102976251","https://openalex.org/W2122969894","https://openalex.org/W2149075075","https://openalex.org/W2297094725","https://openalex.org/W2339303032","https://openalex.org/W2344607722","https://openalex.org/W4231282826","https://openalex.org/W4232900548","https://openalex.org/W4245492541","https://openalex.org/W4247392329","https://openalex.org/W4253691781","https://openalex.org/W4254680874","https://openalex.org/W4300411002"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W2547801651","https://openalex.org/W4387782849","https://openalex.org/W2012131147","https://openalex.org/W2113449380","https://openalex.org/W2157008728","https://openalex.org/W2092587530"],"abstract_inverted_index":{"Many":[0],"applications":[1],"require":[2],"both":[3],"high":[4],"performance":[5],"and":[6,65,68],"predictable":[7,53],"timing.":[8],"High-performance":[9],"can":[10],"be":[11],"provided":[12],"by":[13,50],"COTS":[14],"Multi-Core":[15],"System":[16],"on":[17,48],"Chips":[18],"(MPSoC),":[19],"however,":[20],"as":[21],"cores":[22],"in":[23],"these":[24,70],"systems":[25],"share":[26],"the":[27,52],"memory":[28,64,80],"bandwidth":[29],"they":[30],"are":[31],"susceptible":[32],"to":[33],"interference":[34],"from":[35],"each":[36],"other,":[37],"which":[38,57],"is":[39,77],"a":[40,61,74,79,83],"problem":[41],"for":[42],"timing":[43],"predictability.":[44],"We":[45],"achieve":[46],"predictability":[47],"multi-cores":[49],"employing":[51],"execution":[54,59],"model":[55],"(PREM),":[56],"splits":[58],"into":[60],"sequence":[62],"of":[63],"compute":[66],"phases,":[67],"schedules":[69],"such":[71],"that":[72],"only":[73],"single":[75],"core":[76],"executing":[78],"phase":[81],"at":[82],"time.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2018-03-29T00:00:00"}