{"id":"https://openalex.org/W4213352252","doi":"https://doi.org/10.1145/317825.317854","title":"Yet another silicon compiler","display_name":"Yet another silicon compiler","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W4213352252","doi":"https://doi.org/10.1145/317825.317854"},"language":"en","primary_location":{"id":"doi:10.1145/317825.317854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/317825.317854","pdf_url":null,"source":{"id":"https://openalex.org/S4363608938","display_name":"Proceedings of the 22nd ACM/IEEE conference on Design automation - DAC '85","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM/IEEE conference on Design automation - DAC '85","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035247622","display_name":"David E. Krekelberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David E. Krekelberg","raw_affiliation_strings":["Advanced ECAD Department, Control Data Corporation, Minneapolis, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced ECAD Department, Control Data Corporation, Minneapolis, MN","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041064476","display_name":"Gerald E. Sobelman","orcid":"https://orcid.org/0000-0002-4415-7320"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gerald E. Sobelman","raw_affiliation_strings":["Advanced ECAD Department, Control Data Corporation, Minneapolis, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced ECAD Department, Control Data Corporation, Minneapolis, MN","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111480099","display_name":"Chu Shik Jhon","orcid":null},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chu S. Jhon","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Iowa, Iowa City, IA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Iowa, Iowa City, IA","institution_ids":["https://openalex.org/I126307644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"176","last_page":"182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.789029598236084},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7536623477935791},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6511525511741638},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.554772675037384},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5069906711578369},{"id":"https://openalex.org/keywords/unix","display_name":"Unix","score":0.44436460733413696},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.44089919328689575},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.4287009537220001},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41685137152671814},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32197195291519165},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3026013970375061},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17289811372756958},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16151142120361328},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11257758736610413},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11019361019134521},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09095427393913269},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08767819404602051}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.789029598236084},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7536623477935791},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6511525511741638},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.554772675037384},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5069906711578369},{"id":"https://openalex.org/C112968700","wikidata":"https://www.wikidata.org/wiki/Q11368","display_name":"Unix","level":3,"score":0.44436460733413696},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.44089919328689575},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.4287009537220001},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41685137152671814},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32197195291519165},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3026013970375061},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17289811372756958},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16151142120361328},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11257758736610413},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11019361019134521},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09095427393913269},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08767819404602051},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/317825.317854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/317825.317854","pdf_url":null,"source":{"id":"https://openalex.org/S4363608938","display_name":"Proceedings of the 22nd ACM/IEEE conference on Design automation - DAC '85","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd ACM/IEEE conference on Design automation - DAC '85","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W2217098757","https://openalex.org/W3134543635","https://openalex.org/W2359532622","https://openalex.org/W2921318524","https://openalex.org/W2263373136","https://openalex.org/W2796085262","https://openalex.org/W190245591","https://openalex.org/W1596849890"],"abstract_inverted_index":{"In":[0,61],"this":[1],"paper,":[2],"we":[3],"describe":[4],"the":[5,85],"YASC":[6],"high-level":[7],"silicon":[8],"compiler":[9],"which":[10,82],"synthesizes":[11],"compact":[12],"chip":[13],"layouts":[14],"from":[15,74],"hierarchical":[16],"behavioral":[17],"descriptions.":[18],"A":[19,36],"logic":[20],"synthesis":[21],"procedure":[22],"generates":[23],"sets":[24],"of":[25],"Boolean":[26],"equations,":[27],"including":[28],"multi-phase":[29],"clocks":[30],"and":[31,52,68],"any":[32],"necessary":[33],"interface":[34],"logic.":[35],"novel":[37],"technique":[38],"for":[39],"layout":[40,64],"generation":[41],"yields":[42],"cells":[43],"whose":[44],"densities":[45],"approach":[46],"hand-crafted":[47],"designs.":[48],"Two-layer":[49],"metal":[50],"NMOS":[51],"CMOS":[53],"technologies":[54],"are":[55,71],"supported,":[56],"with":[57],"flexible":[58],"design":[59],"rules.":[60],"addition":[62],"to":[63],"synthesis,":[65],"logic,":[66],"schematic":[67],"graph":[69],"diagrams":[70],"generated":[72],"directly":[73],"a":[75,90],"powerful":[76],"internal":[77],"data":[78],"base.":[79],"The":[80],"compiler,":[81],"runs":[83],"under":[84],"UNIX^^":[86],"operating":[87],"system,":[88],"includes":[89],"menu-driven":[91],"multi-windowing":[92],"user":[93],"environment.":[94]},"counts_by_year":[],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}