{"id":"https://openalex.org/W2782213754","doi":"https://doi.org/10.1145/3177803.3177807","title":"Towards architectural support for bandwidth management in mixed-critical embedded systems","display_name":"Towards architectural support for bandwidth management in mixed-critical embedded systems","publication_year":2018,"publication_date":"2018-01-04","ids":{"openalex":"https://openalex.org/W2782213754","doi":"https://doi.org/10.1145/3177803.3177807","mag":"2782213754"},"language":"en","primary_location":{"id":"doi:10.1145/3177803.3177807","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177803.3177807","pdf_url":null,"source":{"id":"https://openalex.org/S4210187018","display_name":"ACM SIGBED Review","issn_l":"1551-3688","issn":["1551-3688"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGBED Review","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042390768","display_name":"Ioannis Christoforakis","orcid":null},"institutions":[{"id":"https://openalex.org/I122534668","display_name":"Marche Polytechnic University","ror":"https://ror.org/00x69rs40","country_code":"IT","type":"education","lineage":["https://openalex.org/I122534668"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ioannis Christoforakis","raw_affiliation_strings":["Universita Politecnica Delle Marche of Ancona"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita Politecnica Delle Marche of Ancona","institution_ids":["https://openalex.org/I122534668"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072262188","display_name":"Maria Astrinaki","orcid":null},"institutions":[{"id":"https://openalex.org/I28710699","display_name":"Hellenic Mediterranean University","ror":"https://ror.org/039ce0m20","country_code":"GR","type":"education","lineage":["https://openalex.org/I28710699"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Maria Astrinaki","raw_affiliation_strings":["Technological Institute of Crete, Heraklion, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technological Institute of Crete, Heraklion, Greece","institution_ids":["https://openalex.org/I28710699"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055270120","display_name":"George Kornaros","orcid":"https://orcid.org/0000-0002-2371-0633"},"institutions":[{"id":"https://openalex.org/I28710699","display_name":"Hellenic Mediterranean University","ror":"https://ror.org/039ce0m20","country_code":"GR","type":"education","lineage":["https://openalex.org/I28710699"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Kornaros","raw_affiliation_strings":["Technological Institute of Crete, Heraklion, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technological Institute of Crete, Heraklion, Greece","institution_ids":["https://openalex.org/I28710699"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01509765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":"4","first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6458187103271484},{"id":"https://openalex.org/keywords/traffic-shaping","display_name":"Traffic shaping","score":0.6132537126541138},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6124103665351868},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5787214040756226},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5338597893714905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5230556726455688},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46828076243400574},{"id":"https://openalex.org/keywords/mixed-criticality","display_name":"Mixed criticality","score":0.4671193063259125},{"id":"https://openalex.org/keywords/network-traffic-control","display_name":"Network traffic control","score":0.42967286705970764},{"id":"https://openalex.org/keywords/network-interface","display_name":"Network interface","score":0.4267757833003998},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41281354427337646},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30500251054763794},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23573973774909973},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.20029696822166443},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15559348464012146},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1458064615726471},{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.11647900938987732},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10640338063240051},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.09930664300918579}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6458187103271484},{"id":"https://openalex.org/C46451311","wikidata":"https://www.wikidata.org/wiki/Q262550","display_name":"Traffic shaping","level":4,"score":0.6132537126541138},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6124103665351868},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5787214040756226},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5338597893714905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5230556726455688},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46828076243400574},{"id":"https://openalex.org/C2781124451","wikidata":"https://www.wikidata.org/wiki/Q6883956","display_name":"Mixed criticality","level":3,"score":0.4671193063259125},{"id":"https://openalex.org/C201100257","wikidata":"https://www.wikidata.org/wiki/Q393287","display_name":"Network traffic control","level":3,"score":0.42967286705970764},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.4267757833003998},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41281354427337646},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30500251054763794},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23573973774909973},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.20029696822166443},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15559348464012146},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1458064615726471},{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.11647900938987732},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10640338063240051},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.09930664300918579},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177803.3177807","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177803.3177807","pdf_url":null,"source":{"id":"https://openalex.org/S4210187018","display_name":"ACM SIGBED Review","issn_l":"1551-3688","issn":["1551-3688"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGBED Review","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1521915012","https://openalex.org/W1533929374","https://openalex.org/W1541908965","https://openalex.org/W1995537914","https://openalex.org/W2034247006","https://openalex.org/W2063301303","https://openalex.org/W2066744234","https://openalex.org/W2076285066","https://openalex.org/W2078000719","https://openalex.org/W2132808802","https://openalex.org/W2143500864","https://openalex.org/W2146412113","https://openalex.org/W2148543770","https://openalex.org/W2151653149","https://openalex.org/W2158378569","https://openalex.org/W2165099686","https://openalex.org/W2170503424","https://openalex.org/W2187968236","https://openalex.org/W3142340790"],"related_works":["https://openalex.org/W2490010379","https://openalex.org/W2060036720","https://openalex.org/W1513558024","https://openalex.org/W1543668691","https://openalex.org/W2383891417","https://openalex.org/W2086716597","https://openalex.org/W4235222136","https://openalex.org/W2612238703","https://openalex.org/W4237689396","https://openalex.org/W2782213754"],"abstract_inverted_index":{"Mixed-critical":[0],"platforms":[1],"require":[2],"an":[3],"on-chip":[4,89],"interconnect":[5],"and":[6,84],"a":[7,37,76,138],"memory":[8,21,94,111],"controller":[9],"capable":[10],"of":[11,40,66,98,120,161],"providing":[12,159],"sufficient":[13],"timing":[14],"independence":[15],"for":[16],"critical":[17,115],"applications.":[18,43],"Existing":[19],"real-time":[20],"controllers,":[22],"however,":[23],"either":[24,59],"do":[25],"not":[26],"support":[27],"mixed":[28],"criticality":[29],"or":[30,64,92],"still":[31],"fail":[32],"to":[33,113],"ensure":[34],"negligible":[35,156],"allow":[36],"certain":[38],"degree":[39],"interference":[41],"between":[42],"On":[44],"the":[45,50,88,93,114,128,133,144,167],"other":[46],"hand,":[47],"Networks-on-Chip":[48],"manage":[49],"traffic":[51,67,70,85,119],"injection":[52],"rate":[53],"mainly":[54],"by":[55,117],"employing":[56],"complex":[57],"techniques;":[58],"back-pressure":[60],"based":[61],"flow-control":[62],"mechanisms":[63],"rate-control":[65],"load":[68],"(i.e.":[69],"shaping).":[71],"This":[72],"work":[73],"proposes":[74],"such":[75],"Traffic":[77,100,145],"Shaper":[78,101,146],"Module":[79,102],"that":[80,104],"supports":[81],"both":[82],"monitoring":[83],"control":[86,154],"at":[87,105],"network":[90],"interface":[91],"controller.":[95],"The":[96,123],"advantage":[97],"this":[99],"is":[103,125],"system":[106,124],"level":[107],"it":[108],"provides":[109],"guaranteed":[110],"bandwidth":[112,153,160],"applications":[116],"limiting":[118],"non-critical":[121],"tasks.":[122],"developed":[126],"in":[127,147],"Xilinx":[129],"ZYNQ7000":[130],"System-on-Chip":[131],"while":[132,158],"measurements":[134],"were":[135],"captured":[136],"on":[137],"Zed-board":[139],"development":[140],"board.":[141],"By":[142],"enabling":[143],"our":[148],"architecture":[149],"we":[150],"achieved":[151],"fine-grain":[152],"with":[155],"overhead,":[157],"only":[162],"0.5-5":[163],"percent":[164],"less":[165],"than":[166],"theoretical":[168],"specified":[169],"bandwidth.":[170]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}