{"id":"https://openalex.org/W2793619867","doi":"https://doi.org/10.1145/3177540.3178246","title":"Pin Assignment Optimization for Multi-2.5D FPGA-based Systems","display_name":"Pin Assignment Optimization for Multi-2.5D FPGA-based Systems","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2793619867","doi":"https://doi.org/10.1145/3177540.3178246","mag":"2793619867"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3178246","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3178246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031099977","display_name":"Wan-Sin Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wan-Sin Kuo","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021059791","display_name":"Shi-Han Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Han Zhang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023903936","display_name":"Wai-Kei Mak","orcid":"https://orcid.org/0000-0001-5593-4319"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wai-Kei Mak","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111538908","display_name":"Richard Sun","orcid":"https://orcid.org/0009-0003-3924-2154"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Sun","raw_affiliation_strings":["Synopsys, Inc., Mountain View, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048384811","display_name":"Yoon Kah Leow","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yoon Kah Leow","raw_affiliation_strings":["Synopsys, Inc., Mountain View, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8965,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.94430432,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"106","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7128582000732422},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6627233028411865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37159281969070435},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36456459760665894},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3359520435333252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7128582000732422},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6627233028411865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37159281969070435},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36456459760665894},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3359520435333252}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177540.3178246","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3178246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W80624900","https://openalex.org/W1990433537","https://openalex.org/W2068041061","https://openalex.org/W2099103568","https://openalex.org/W2113005678","https://openalex.org/W2123733100","https://openalex.org/W2127269626","https://openalex.org/W2148658001","https://openalex.org/W2167434068","https://openalex.org/W2336648157","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Advanced":[0],"2.5D":[1,24,27,81,153],"FPGAs":[2,14,189],"with":[3,48,88,103,132],"larger":[4],"logic":[5],"capacity":[6],"and":[7,72,106,159],"higher":[8],"pin":[9,108,126,171],"counts":[10],"compared":[11,51,195],"to":[12,52,79,169,196],"conventional":[13],"are":[15],"commercially":[16],"available.":[17],"Some":[18],"multi-FPGA":[19],"systems":[20],"have":[21],"already":[22],"utilized":[23],"FPGAs.":[25,144],"Commercial":[26],"FPGA":[28,86,105],"consists":[29],"of":[30,42,45,64,97,99,115,135,148,152],"multiple":[31],"dies":[32,69,140,185],"connected":[33],"through":[34],"an":[35,157],"interposer.":[36],"The":[37],"interposer":[38],"provides":[39],"a":[40,75,80,84],"fraction":[41],"the":[43,62,113,125,133,142,149,170,187],"amount":[44,114],"interconnect":[46],"resources":[47],"increased":[49],"delay":[50],"that":[53,177],"within":[54,141],"individual":[55,143,188],"dies.":[56,119],"A":[57],"recent":[58],"study":[59],"has":[60],"shown":[61],"benefits":[63],"reducing":[65],"signal":[66,116,137,182],"crossings":[67,117,138,183],"between":[68,118,139,184],"on":[70,165,193],"routability":[71],"timing":[73],"when":[74],"circuit":[76],"is":[77],"mapped":[78],"FPGA.":[82],"In":[83,120],"multi-2.5D":[85],"system":[87,131],"multiplexed":[89],"hardwired":[90],"inter-FPGA":[91,100],"connections,":[92],"there":[93],"can":[94,110,180],"be":[95],"tens":[96],"thousands":[98],"signals":[101],"incident":[102],"each":[104],"their":[107],"assignment":[109,127,172],"greatly":[111],"affect":[112],"this":[121],"paper,":[122],"we":[123,155],"formulate":[124],"problem":[128],"for":[129],"such":[130],"objective":[134],"minimizing":[136],"Taking":[145],"into":[146],"consideration":[147],"multi-die":[150],"structure":[151],"FPGA,":[154],"propose":[156],"effective":[158],"efficient":[160],"iterative":[161],"improvement":[162],"algorithm":[163,179],"based":[164],"integer":[166],"linear":[167],"programming":[168],"problem.":[173],"Experimental":[174],"results":[175],"show":[176],"our":[178],"reduce":[181],"in":[186],"by":[190],"over":[191],"30%":[192],"average":[194],"two":[197],"heuristic":[198],"approaches.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}