{"id":"https://openalex.org/W2792375908","doi":"https://doi.org/10.1145/3177540.3178245","title":"Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting","display_name":"Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2792375908","doi":"https://doi.org/10.1145/3177540.3178245","mag":"2792375908"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3178245","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3178245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063480857","display_name":"Biying Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Biying Xu","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024526314","display_name":"Bulent Basaran","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bulent Basaran","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103893396","display_name":"Ming Su","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ming Su","raw_affiliation_strings":["Synopsys, Inc., Nepean, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Nepean, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5585,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.79244919,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.8933025598526001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.701867938041687},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5859683752059937},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5777596831321716},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5746201872825623},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5701838731765747},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5226454734802246},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.5143700838088989},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4370119571685791},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4352811574935913},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.3878664970397949},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3606772720813751},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2821100354194641},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2579105496406555},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24660617113113403},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21611088514328003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18811076879501343}],"concepts":[{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.8933025598526001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.701867938041687},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5859683752059937},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5777596831321716},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5746201872825623},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5701838731765747},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5226454734802246},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.5143700838088989},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4370119571685791},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4352811574935913},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.3878664970397949},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3606772720813751},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2821100354194641},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2579105496406555},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24660617113113403},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21611088514328003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18811076879501343},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177540.3178245","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3178245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G11681009","display_name":"SHF: Small: Design/Automation for Synthesizable and Scaling Friendly Analog/Mixed-Signal Circuits","funder_award_id":"1527320","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1993874289","https://openalex.org/W2016160133","https://openalex.org/W2020787948","https://openalex.org/W2053675931","https://openalex.org/W2063374903","https://openalex.org/W2074590526","https://openalex.org/W2100776169","https://openalex.org/W2108229403","https://openalex.org/W2127708750","https://openalex.org/W2131602584","https://openalex.org/W2141019759","https://openalex.org/W2149029467","https://openalex.org/W2168434895","https://openalex.org/W2174422527","https://openalex.org/W2332691800","https://openalex.org/W2604893700"],"related_works":["https://openalex.org/W2123992435","https://openalex.org/W2091329789","https://openalex.org/W1993861866","https://openalex.org/W2038193917","https://openalex.org/W4244378213","https://openalex.org/W1605062719","https://openalex.org/W2141750279","https://openalex.org/W2149029467","https://openalex.org/W1565715208","https://openalex.org/W2904595763"],"abstract_inverted_index":{"In":[0,44],"analog/mixed-signal":[1],"(AMS)":[2],"integrated":[3],"circuits":[4],"(ICs),":[5],"most":[6],"of":[7,31],"the":[8,22,39,65,78,95,116,122,134,139,147],"layout":[9,35,96,106],"design":[10,29,36,128],"efforts":[11],"are":[12],"still":[13],"handled":[14],"manually,":[15],"which":[16,86],"is":[17,42,73],"time-consuming":[18],"and":[19,49,60,109,141,144],"error-prone.":[20],"Given":[21],"previous":[23,55,127],"high-quality":[24],"manual":[25],"layouts":[26,41],"containing":[27],"valuable":[28],"expertise":[30],"experienced":[32],"designers,":[33],"exploring":[34],"constraints":[37,53,80],"from":[38,54],"existing":[40],"desirable.":[43],"this":[45],"paper,":[46],"we":[47,102,114],"extract":[48,77],"explore":[50],"analog":[51,84],"placement":[52,123,148],"quality-approved":[56],"layouts,":[57],"including":[58],"regularity":[59,79,142],"symmetry":[61,140],"(symmetry-island)":[62],"constraints.":[63],"For":[64],"first":[66],"time,":[67],"an":[68],"efficient":[69],"sweep":[70],"line-based":[71],"algorithm":[72],"developed":[74],"to":[75,120],"comprehensively":[76],"in":[81],"a":[82,104],"given":[83],"placement,":[85],"can":[87,137],"not":[88],"only":[89],"improve":[90,121],"routability":[91],"but":[92],"also":[93,145],"minimize":[94],"parasitics-induced":[97],"circuit":[98],"performance":[99,110],"degradation.":[100],"Furthermore,":[101],"propose":[103],"novel":[105],"technology":[107],"migration":[108],"retargeting":[111],"framework,":[112],"where":[113],"apply":[115],"constraint":[117],"extraction":[118],"algorithms":[119],"quality":[124],"while":[125],"preserving":[126],"expertise.":[129],"Experimental":[130],"results":[131],"show":[132],"that":[133],"proposed":[135],"techniques":[136],"preserve":[138],"constraints,":[143],"reduce":[146],"area":[149],"by":[150],"7.6%":[151],"on":[152],"average.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}