{"id":"https://openalex.org/W2790641181","doi":"https://doi.org/10.1145/3177540.3178240","title":"Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid","display_name":"Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2790641181","doi":"https://doi.org/10.1145/3177540.3178240","mag":"2790641181"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3178240","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3178240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016037177","display_name":"Sheng-En David Lin","orcid":"https://orcid.org/0009-0000-2235-5695"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheng-En David Lin","raw_affiliation_strings":["Washington State University, Pullman, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100374561","display_name":"Dae Hyun Kim","orcid":"https://orcid.org/0000-0001-8275-5949"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dae Hyun Kim","raw_affiliation_strings":["Washington State University, Pullman, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University, Pullman, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72951846"],"apc_list":null,"apc_paid":null,"fwci":2.3379,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87592861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.9026080965995789},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7555121183395386},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7432089447975159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.594395637512207},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.587543785572052},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.560076892375946},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5504714250564575},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5248984098434448},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5218647718429565},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5034427046775818},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.5001280307769775},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.48898375034332275},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43308937549591064},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4116821885108948},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35038796067237854},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.34354346990585327},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.2593494653701782},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2385382354259491},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2250363528728485},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21806952357292175},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12379053235054016},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09317868947982788}],"concepts":[{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.9026080965995789},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7555121183395386},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7432089447975159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.594395637512207},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.587543785572052},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.560076892375946},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5504714250564575},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5248984098434448},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5218647718429565},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5034427046775818},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.5001280307769775},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.48898375034332275},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43308937549591064},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4116821885108948},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35038796067237854},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.34354346990585327},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.2593494653701782},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2385382354259491},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2250363528728485},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21806952357292175},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12379053235054016},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09317868947982788},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177540.3178240","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3178240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W55191700","https://openalex.org/W1977024562","https://openalex.org/W1978125595","https://openalex.org/W2011039300","https://openalex.org/W2041176678","https://openalex.org/W2042492403","https://openalex.org/W2046079692","https://openalex.org/W2064086982","https://openalex.org/W2078144752","https://openalex.org/W2096664649","https://openalex.org/W2122851474","https://openalex.org/W2125831674","https://openalex.org/W2133484570","https://openalex.org/W2137962804","https://openalex.org/W2151278468","https://openalex.org/W2158731879","https://openalex.org/W2168611993","https://openalex.org/W3142387955","https://openalex.org/W4247156909","https://openalex.org/W4247730951"],"related_works":["https://openalex.org/W2044826558","https://openalex.org/W2115502122","https://openalex.org/W2138401961","https://openalex.org/W2162365765","https://openalex.org/W4321510758","https://openalex.org/W2353155791","https://openalex.org/W2165817382","https://openalex.org/W2503215586","https://openalex.org/W2488226080","https://openalex.org/W1620619908"],"abstract_inverted_index":{"Given":[0],"a":[1,5,62,83,91,106,121],"set":[2,108],"of":[3,109,123,152],"pins,":[4],"Rectilinear":[6],"Steiner":[7],"Minimum":[8],"Tree":[9],"(RSMT)":[10],"connects":[11],"the":[12,19,127,147,150],"pins":[13],"using":[14],"only":[15,102],"rectilinear":[16],"edges":[17],"with":[18],"minimum":[20],"wirelength.":[21],"RSMT":[22,54,64,85,104],"construction":[23,55,65,86],"is":[24,56,71],"heavily":[25],"used":[26],"at":[27],"various":[28],"design":[29,78,151],"steps":[30],"such":[31,67],"as":[32,68],"floorplanning,":[33],"placement,":[34],"routing,":[35],"and":[36,39,89,145],"interconnect":[37],"estimation":[38],"optimization,":[40],"so":[41,60],"fast":[42,63],"algorithms":[43],"to":[44,74,95,119,132,140],"construct":[45,97],"RSMTs":[46,125],"have":[47],"been":[48],"developed":[49],"for":[50,105,130],"many":[51],"years.":[52],"However,":[53,99],"an":[57,117],"NP-hard":[58],"problem,":[59],"even":[61],"algorithm":[66,118],"GeoSteiner":[69],"[7]":[70],"too":[72],"slow":[73],"use":[75],"in":[76,149],"electronic":[77],"automation":[79],"(EDA)":[80],"tools.":[81],"FLUTE,":[82],"lookup-table-based":[84],"algorithm,":[87],"builds":[88],"uses":[90],"routing":[92,143],"topology":[93],"database":[94,122,136],"quickly":[96],"RSMTs[5].":[98],"FLUTE":[100],"outputs":[101],"one":[103],"given":[107],"pin":[110],"locations.":[111],"In":[112],"this":[113],"paper,":[114],"we":[115],"develop":[116],"build":[120],"all":[124],"on":[126],"Hanan":[128],"grid":[129],"up":[131],"nine":[133],"pins.":[134],"The":[135],"will":[137],"be":[138],"able":[139],"help":[141],"minimize":[142],"congestion":[144],"maximize":[146],"routability":[148],"modern":[153],"very-large-scale":[154],"integration":[155],"layouts.":[156]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}