{"id":"https://openalex.org/W2793755197","doi":"https://doi.org/10.1145/3177540.3177558","title":"Interconnect Physical Optimization","display_name":"Interconnect Physical Optimization","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2793755197","doi":"https://doi.org/10.1145/3177540.3177558","mag":"2793755197"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3177558","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053395599","display_name":"K. Charles Janac","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126952","display_name":"Auris Health (United States)","ror":"https://ror.org/03bjyp708","country_code":"US","type":"company","lineage":["https://openalex.org/I4210126952"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Charles Janac","raw_affiliation_strings":["Arteris IP, Campbell, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arteris IP, Campbell, CA, USA","institution_ids":["https://openalex.org/I4210126952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5053395599"],"corresponding_institution_ids":["https://openalex.org/I4210126952"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.756131649017334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5865392684936523},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5075317621231079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4548223614692688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44586363434791565},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41791489720344543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3385493755340576},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2443508803844452},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17741486430168152}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.756131649017334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5865392684936523},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5075317621231079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4548223614692688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44586363434791565},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41791489720344543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3385493755340576},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2443508803844452},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17741486430168152},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177540.3177558","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2766970861","https://openalex.org/W3125341812","https://openalex.org/W1991674760","https://openalex.org/W1668171714","https://openalex.org/W2155297398","https://openalex.org/W4380607112","https://openalex.org/W2218294330","https://openalex.org/W2165627905"],"abstract_inverted_index":{"The":[0,80,263],"SoC":[1,23,30,48,284],"Interconnect":[2,32,196],"is":[3,15,51,60,69,88,107,117],"one":[4],"of":[5,21,47,73,83,97,111,149,165,175,222,242,252,282],"the":[6,16,29,66,70,84,89,115,120,144,150,163,169,184,200,213,220,243,257,261,268],"most":[7,71],"important":[8],"IPs":[9,33,76,167,254],"in":[10,77,86,109,143,162,247],"modern":[11],"chips":[12],"as":[13,132],"it":[14,53,155],"logical":[17,136],"and":[18,25,41,59,100,146,171,186,202,215,224,255,277],"physical":[19,159,203,234],"instantiation":[20],"an":[22,232],"architecture":[24,170],"carries":[26],"virtually":[27],"all":[28,74],"data.":[31],"have":[34],"to":[35,157,183,218,249,259,271],"carry":[36],"non-coherent,":[37],"cache":[38],"coherent,":[39],"subsystem":[40],"service":[42],"traffic.":[43],"Another":[44],"unique":[45,61],"characteristic":[46],"interconnect":[49,67,87,104,166,181,233,253],"IP":[50,68,105,182],"that":[52,138],"changes":[54],"many":[55],"times":[56],"per":[57],"project":[58],"for":[62,212],"each":[63],"project.":[64],"Hence,":[65],"configurable":[72],"major":[75,130],"a":[78,129,179,191,207],"chip.":[79],"current":[81],"state":[82],"art":[85],"Network":[90],"on":[91],"Chip":[92],"(NoC)":[93],"distinguished":[94],"by":[95],"use":[96],"packetized":[98],"transport":[99],"distributed":[101],"arbitration.":[102],"This":[103,152,228],"approach":[106],"proven":[108],"billions":[110],"shipping":[112],"SoCs.":[113],"However,":[114],"world":[116],"changing.":[118],"With":[119],"16nm":[121],"processes":[122],"(and":[123],"below),":[124],"timing":[125,141,244],"closure":[126,245],"has":[127,153,189],"become":[128,190],"issue":[131],"there":[133],"are":[134,139],"valid":[135],"architectures":[137],"not":[140],"closable":[142],"place":[145,185,214,223],"route":[147,187,216,225],"phase":[148],"design.":[151],"made":[154],"necessary":[156],"consider":[158],"layout":[160],"effects":[161],"design":[164,204,251],"at":[168],"RTL":[172],"logic":[173,201],"phases":[174],"chip":[176],"development.":[177],"Providing":[178],"timing-verified":[180],"group":[188],"new":[192],"silicon":[193],"success":[194],"requirement.":[195],"Physical":[197],"Optimization":[198],"links":[199],"realms,":[205],"providing":[206],"more":[208],"optimal":[209,275],"starting":[210],"point":[211],"process":[217,246],"minimize":[219],"number":[221],"iteration":[226],"cycles.":[227],"paper":[229,264],"will":[230,265],"discuss":[231],"optimization":[235,281],"capability,":[236],"called":[237],"PIANO,":[238],"which":[239,279],"addresses":[240],"automation":[241],"order":[248],"accelerate":[250],"reduce":[256],"need":[258],"over-engineer":[260],"interconnect.":[262],"also":[266],"cover":[267],"inputs":[269],"needed":[270],"make":[272],"PIANO":[273],"produce":[274],"results":[276],"outputs":[278],"enable":[280],"latency-sensitive":[283],"connections.":[285]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}