{"id":"https://openalex.org/W2794183560","doi":"https://doi.org/10.1145/3177540.3177556","title":"Concurrent High Performance Processor Design","display_name":"Concurrent High Performance Processor Design","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2794183560","doi":"https://doi.org/10.1145/3177540.3177556","mag":"2794183560"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3177556","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082318082","display_name":"Leon Stok","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091433","display_name":"Poughkeepsie Public Library District","ror":"https://ror.org/001vaag74","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210091433"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Leon Stok","raw_affiliation_strings":["IBM, Poughkeepsie, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, Poughkeepsie, NY, USA","institution_ids":["https://openalex.org/I4210091433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5082318082"],"corresponding_institution_ids":["https://openalex.org/I4210091433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02225898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7548768520355225},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6921018362045288},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5518029928207397},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5408715009689331},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5120111107826233},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.48157668113708496},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4794027507305145},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.47428494691848755},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47037166357040405},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4237470030784607},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4139330983161926},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.27551501989364624},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2524767518043518},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20805147290229797},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.1381302773952484},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13106796145439148}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7548768520355225},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6921018362045288},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5518029928207397},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5408715009689331},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5120111107826233},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.48157668113708496},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4794027507305145},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.47428494691848755},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47037166357040405},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4237470030784607},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4139330983161926},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27551501989364624},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2524767518043518},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20805147290229797},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.1381302773952484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13106796145439148},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177540.3177556","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1986432463","https://openalex.org/W2345855315","https://openalex.org/W2593302965","https://openalex.org/W2755596500","https://openalex.org/W2769486922","https://openalex.org/W2769682656","https://openalex.org/W2793114172","https://openalex.org/W2793154403","https://openalex.org/W4236182951","https://openalex.org/W6746525954"],"related_works":["https://openalex.org/W2151851440","https://openalex.org/W2078100540","https://openalex.org/W3148881121","https://openalex.org/W3010631755","https://openalex.org/W2781601456","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W4249576260","https://openalex.org/W2903073708"],"abstract_inverted_index":{"The":[0],"design":[1,30,39,95,118,148,185,188,207],"of":[2,31,40,53,72,93,106,168,195],"a":[3,12,56,86,146,156,182],"high-performance":[4,41],"processor":[5],"in":[6,110],"an":[7,45,100,111,165],"advanced":[8,112],"technology":[9,54,115,142],"node":[10],"is":[11,60],"highly":[13],"concurrent":[14,184,200],"process.":[15,48,186],"While":[16],"most":[17],"SoCs":[18],"are":[19,27,120,136],"designed":[20],"with":[21],"(fairly)":[22],"stable":[23],"IP,":[24],"several":[25],"trends":[26],"driving":[28],"the":[29,32,34,37,51,63,90,94,114,123,160,176,192,199],"micro-architecture,":[33],"logic":[35,91],"and":[36,74,96,116,133,154,180],"physical":[38,102],"micro-processors":[42],"to":[43,50,69,99,139,172,174,205],"be":[44],"increasingly":[46],"parallel":[47],"Due":[49],"slowdown":[52],"progress,":[55],"lot":[57],"more":[58],"innovation":[59],"coming":[61,197],"from":[62,198],"micro-architecture.":[64],"Fast":[65],"evolving":[66,121],"workloads":[67],"lead":[68],"frequent":[70],"additions":[71],"accelerators":[73],"instructions.":[75],"Late":[76],"security":[77],"findings":[78],"drive":[79,181],"last":[80],"minute":[81],"updates.":[82],"All":[83],"these":[84],"have":[85,128,155,164],"significant":[87],"impact":[88,158],"on":[89,159,209],"structure":[92],"therefore":[97],"implications":[98],"efficient":[101],"design.":[103],"On":[104],"top":[105],"that,":[107],"when":[108],"designing":[109],"technology,":[113],"its":[117],"rules":[119],"at":[122],"same":[124],"time.":[125,210],"High-performance":[126],"designs":[127],"many":[129],"memories,":[130],"register":[131],"files":[132],"caches":[134],"which":[135],"especially":[137],"susceptible":[138],"sometimes":[140],"small":[141],"rule":[143,149],"changes.":[144],"Even":[145],"minimal":[147],"change":[150],"can":[151,202],"percolate":[152],"up":[153],"substantial":[157],"floorplan.":[161],"Fortunately,":[162],"designers":[163],"unprecedented":[166],"amount":[167,194],"compute":[169],"power":[170],"available":[171],"them":[173],"conquer":[175],"challenges":[177],"outline":[178],"above":[179],"massive":[183],"Especially":[187],"teams":[189],"that":[190],"harness":[191],"vast":[193],"data":[196],"process":[201],"efficiently":[203],"get":[204],"their":[206],"goals":[208]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}