{"id":"https://openalex.org/W2794271438","doi":"https://doi.org/10.1145/3177540.3177554","title":"Machine Learning Applications in Physical Design","display_name":"Machine Learning Applications in Physical Design","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2794271438","doi":"https://doi.org/10.1145/3177540.3177554","mag":"2794271438"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3177554","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["University of California, San Diego, La Jolla, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5073558386"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":16.7549,"has_fulltext":false,"cited_by_count":98,"citation_normalized_percentile":{"value":0.99716077,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6991456747055054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6711784601211548},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.6611708402633667},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6582025289535522},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6348870992660522},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.586693525314331},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.511644184589386},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46720999479293823},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.4618602693080902},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4259685277938843},{"id":"https://openalex.org/keywords/industrial-engineering","display_name":"Industrial engineering","score":0.40426328778266907},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.40365180373191833},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.34503263235092163},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.34235185384750366},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28193604946136475},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22707992792129517},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2261369526386261}],"concepts":[{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6991456747055054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6711784601211548},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.6611708402633667},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6582025289535522},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6348870992660522},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.586693525314331},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.511644184589386},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46720999479293823},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.4618602693080902},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4259685277938843},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.40426328778266907},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.40365180373191833},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.34503263235092163},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.34235185384750366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28193604946136475},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22707992792129517},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2261369526386261},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3177540.3177554","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1529100118","https://openalex.org/W1982199193","https://openalex.org/W2005653503","https://openalex.org/W2020773995","https://openalex.org/W2024283281","https://openalex.org/W2032431794","https://openalex.org/W2045647383","https://openalex.org/W2051485741","https://openalex.org/W2061238351","https://openalex.org/W2076469346","https://openalex.org/W2076847609","https://openalex.org/W2091822235","https://openalex.org/W2092377129","https://openalex.org/W2094978106","https://openalex.org/W2098432798","https://openalex.org/W2112190147","https://openalex.org/W2125838338","https://openalex.org/W2126124637","https://openalex.org/W2142098249","https://openalex.org/W2142365991","https://openalex.org/W2144327418","https://openalex.org/W2166973989","https://openalex.org/W2213561950","https://openalex.org/W2215638014","https://openalex.org/W2248512261","https://openalex.org/W2293147384","https://openalex.org/W2604486584","https://openalex.org/W2611328865","https://openalex.org/W2623332009","https://openalex.org/W2792448304","https://openalex.org/W4206432109","https://openalex.org/W6656175740","https://openalex.org/W6669844795","https://openalex.org/W6688538872"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2051886008","https://openalex.org/W2535520145","https://openalex.org/W1716153929","https://openalex.org/W2743305891","https://openalex.org/W3011978806","https://openalex.org/W2059530328","https://openalex.org/W3205162826","https://openalex.org/W2610167993"],"abstract_inverted_index":{"In":[0,16],"the":[1,41,106],"late-CMOS":[2],"era,":[3],"semiconductor":[4],"and":[5,12,49,53,76,97,100,112],"electronics":[6],"companies":[7],"face":[8],"severe":[9],"product":[10],"schedule":[11],"other":[13],"competitive":[14],"pressures.":[15],"this":[17,38],"context,":[18],"electronic":[19],"design":[20,51,75,85,98,109],"automation":[21],"(EDA)":[22],"must":[23],"deliver":[24],"\"design-based":[25],"equivalent":[26],"scaling\"":[27],"to":[28],"help":[29],"continue":[30],"essential":[31],"industry":[32],"trajectories.":[33],"A":[34],"powerful":[35],"lever":[36],"for":[37,59,121],"will":[39],"be":[40],"use":[42],"of":[43,89,108],"machine":[44,60,122],"learning":[45,61,123],"techniques,":[46],"both":[47,95],"inside":[48],"\"around\"":[50],"tools":[52,96],"flows.":[54],"This":[55],"paper":[56,116],"reviews":[57],"opportunities":[58],"with":[62,118],"a":[63],"focus":[64],"on":[65],"IC":[66,125],"physical":[67,126],"implementation.":[68],"Example":[69],"applications":[70],"include":[71],"(1)":[72],"removing":[73],"unnecessary":[74],"modeling":[77],"margins":[78],"through":[79,87],"correlation":[80],"mechanisms,":[81],"(2)":[82],"achieving":[83],"faster":[84],"convergence":[86],"predictors":[88],"downstream":[90],"flow":[91],"outcomes":[92],"that":[93],"comprehend":[94],"instances,":[99],"(3)":[101],"corollaries":[102],"such":[103],"as":[104],"optimizing":[105],"usage":[107],"resources":[110],"licenses":[111],"available":[113],"schedule.":[114],"The":[115],"concludes":[117],"open":[119],"challenges":[120],"in":[124],"design.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":8},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}