{"id":"https://openalex.org/W2790320639","doi":"https://doi.org/10.1145/3177540.3177553","title":"Architecture Exploration of Standard-Cell and FPGA-Overlay CGRAs Using the Open-Source CGRA-ME Framework","display_name":"Architecture Exploration of Standard-Cell and FPGA-Overlay CGRAs Using the Open-Source CGRA-ME Framework","publication_year":2018,"publication_date":"2018-03-16","ids":{"openalex":"https://openalex.org/W2790320639","doi":"https://doi.org/10.1145/3177540.3177553","mag":"2790320639"},"language":"en","primary_location":{"id":"doi:10.1145/3177540.3177553","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109210828","display_name":"S. Alexander Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"S. Alexander Chin","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038482145","display_name":"Kuang Ping Niu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kuang Ping Niu","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024913276","display_name":"Matthew Walker","orcid":"https://orcid.org/0000-0001-6368-3644"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Matthew Walker","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068851449","display_name":"Shizhang Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shizhang Yin","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103178263","display_name":"Alexander Mertens","orcid":"https://orcid.org/0000-0002-3703-0401"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Alexander Mertens","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100780257","display_name":"Jongeun Lee","orcid":"https://orcid.org/0000-0003-1523-2974"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongeun Lee","raw_affiliation_strings":["UNIST, Ulsan, UNK, Rebublic of Korea"],"affiliations":[{"raw_affiliation_string":"UNIST, Ulsan, UNK, Rebublic of Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5109210828"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":3.6842,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.93596746,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.802120566368103},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7920305728912354},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7407912611961365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6957893967628479},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6653727293014526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5245131254196167},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.48173072934150696},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.43871474266052246},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.421551376581192},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3557012677192688},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13312196731567383}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.802120566368103},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7920305728912354},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7407912611961365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6957893967628479},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6653727293014526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5245131254196167},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.48173072934150696},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.43871474266052246},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.421551376581192},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3557012677192688},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13312196731567383}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3177540.3177553","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3177540.3177553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Physical Design","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/37514","is_oa":false,"landing_page_url":"https://dl.acm.org/citation.cfm?doid=3177540.3177553","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"CONFERENCE"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2052930524","https://openalex.org/W2080100268","https://openalex.org/W2112136590","https://openalex.org/W2139637699","https://openalex.org/W2147657366"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2128735135","https://openalex.org/W1663661117","https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2117342402","https://openalex.org/W2107517480","https://openalex.org/W2079896081","https://openalex.org/W1867979892"],"abstract_inverted_index":{"We":[0],"describe":[1,62],"an":[2,59,67,107,122],"open-source":[3],"software":[4],"framework,CGRA-ME,":[5],"for":[6,89,99],"the":[7,40,74,80,90,95,113,150],"modeling":[8],"and":[9,26,36,82,102,118,133,145],"exploration":[10],"of":[11,42,86,112,137,149],"coarse-grained":[12],"reconfigurable":[13],"architectures":[14],"(CGRAs).":[15],"CGRAs":[16,30],"are":[17,31,46,52],"programmable":[18],"hardware":[19],"devices":[20],"having":[21],"large":[22],"ALU-like":[23],"logic":[24],"blocks,":[25],"datapath":[27],"bus-style":[28],"inter-connect.":[29],"positioned":[32],"between":[33],"fine-grained":[34],"FPGAs":[35],"standard-cell":[37,144],"ASICs":[38],"on":[39],"spectrum":[41],"programmability":[43],"-":[44],"they":[45],"less":[47],"flexible":[48,54],"than":[49,55],"FPGAs,":[50],"yet":[51],"more":[53],"ASICs.":[56],"With":[57],"CGRA-ME,":[58],"architect":[60,75,96],"can":[61],"a":[63,138],"CGRA":[64],"architecture":[65,81],"in":[66],"XML-based":[68],"language.":[69],"The":[70],"framework":[71],"also":[72],"allows":[73,94],"to":[76,97,105,128],"map":[77,130],"benchmarks":[78,131],"onto":[79],"provides":[83],"automatic":[84],"generation":[85],"Verilog":[87],"RTL":[88],"modeled":[91],"architecture.":[92],"This":[93],"simulate":[98],"verification":[100],"purposes,":[101],"perform":[103],"synthesis":[104],"either":[106],"ASIC":[108],"or":[109],"FPGA-overlay":[110,146],"implementation":[111],"CGRA,":[114,141],"assessing":[115],"performance,":[116],"area,":[117],"power":[119],"consumption.":[120],"In":[121],"experimental":[123],"study,":[124],"we":[125],"use":[126],"CGRA-ME":[127],"model,":[129],"onto,":[132],"evaluate":[134],"several":[135],"variants":[136],"widely":[139],"known":[140],"considering":[142],"both":[143],"physical":[147],"realizations":[148],"CGRA.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}