{"id":"https://openalex.org/W2801898382","doi":"https://doi.org/10.1145/3174849","title":"UTPlaceF 2.0","display_name":"UTPlaceF 2.0","publication_year":2018,"publication_date":"2018-05-09","ids":{"openalex":"https://openalex.org/W2801898382","doi":"https://doi.org/10.1145/3174849","mag":"2801898382"},"language":"en","primary_location":{"id":"doi:10.1145/3174849","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174849","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034982668","display_name":"Wuxi Li","orcid":"https://orcid.org/0000-0002-9887-5109"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wuxi Li","raw_affiliation_strings":["The University of Texas at Austin, 2501 Speedway, EER, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, 2501 Speedway, EER, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["The University of Texas at Austin, 2501 Speedway, EER, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, 2501 Speedway, EER, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100457414","display_name":"Meng Li","orcid":"https://orcid.org/0000-0001-9442-6384"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meng Li","raw_affiliation_strings":["The University of Texas at Austin, 2501 Speedway, EER, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, 2501 Speedway, EER, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015818630","display_name":"Shounak Dhar","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shounak Dhar","raw_affiliation_strings":["The University of Texas at Austin, 2501 Speedway, EER, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, 2501 Speedway, EER, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["The University of Texas at Austin, 2501 Speedway, EER, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin, 2501 Speedway, EER, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034982668"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.1781,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.79817055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"4","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7867719531059265},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7804915904998779},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5942367315292358},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5937083959579468},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5551533102989197},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.522287130355835},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.502129316329956},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4756459891796112},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47043535113334656},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4624725878238678},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.43465158343315125},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.43371421098709106},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41761380434036255},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3625293970108032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3451117277145386},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2828758955001831},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2341320812702179},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18476620316505432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7867719531059265},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7804915904998779},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5942367315292358},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5937083959579468},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5551533102989197},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.522287130355835},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.502129316329956},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4756459891796112},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47043535113334656},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4624725878238678},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.43465158343315125},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.43371421098709106},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41761380434036255},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3625293970108032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3451117277145386},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2828758955001831},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2341320812702179},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18476620316505432},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3174849","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174849","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1578580665","https://openalex.org/W1963908543","https://openalex.org/W1965195759","https://openalex.org/W1977545325","https://openalex.org/W1978383095","https://openalex.org/W2020549672","https://openalex.org/W2055251702","https://openalex.org/W2075137913","https://openalex.org/W2111756578","https://openalex.org/W2137454730","https://openalex.org/W2139637699","https://openalex.org/W2154302973","https://openalex.org/W2158961316","https://openalex.org/W2165419774","https://openalex.org/W2328615082","https://openalex.org/W2533722497","https://openalex.org/W2535860792","https://openalex.org/W2595334824","https://openalex.org/W2626482350","https://openalex.org/W2738078952","https://openalex.org/W2886092906","https://openalex.org/W4206557440","https://openalex.org/W4388295307"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2123491437","https://openalex.org/W4313332229","https://openalex.org/W2474747038","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3048124756"],"abstract_inverted_index":{"Modern":[0],"field-programmable":[1],"gate":[2],"array":[3],"(FPGA)":[4],"devices":[5],"contain":[6],"complex":[7,119],"clock":[8,25,40,50,54,82,94,120],"architectures":[9,51],"on":[10,178],"top":[11],"of":[12,24,126,181],"configurable":[13],"logics.":[14],"Unlike":[15],"application":[16],"specific":[17],"integrated":[18],"circuits":[19],"(ASICs),":[20],"the":[21,151,161,164],"physical":[22,59],"structure":[23],"networks":[26],"in":[27,150,172],"an":[28,127],"FPGA":[29,107,154],"is":[30,86],"pre-manufactured":[31],"and":[32,56,79,115,163,169],"cannot":[33],"be":[34],"adjusted":[35],"to":[36,88,92],"different":[37],"applications.":[38],"Furthermore,":[39],"routing":[41],"resources":[42],"are":[43],"typically":[44],"limited":[45],"for":[46,98,138],"high-utilization":[47],"designs.":[48],"Consequently,":[49],"impose":[52],"extra":[53],"constraints":[55,95],"further":[57],"complicate":[58],"implementation":[60],"tasks":[61],"such":[62,74],"as":[63,75,132,134],"placement.":[64],"Traditional":[65],"ASIC":[66],"placement":[67,97,108,143,155],"techniques":[68,91],"only":[69],"optimize":[70],"conventional":[71],"design":[72],"metrics":[73],"wirelength,":[76],"routability,":[77],"power,":[78],"timing":[80],"without":[81],"legality":[83],"consideration.":[84],"It":[85],"imperative":[87],"have":[89],"new":[90],"honor":[93],"during":[96],"FPGAs.":[99],"In":[100],"this":[101],"article,":[102],"we":[103],"propose":[104],"a":[105,135,179],"high-performance":[106],"engine,":[109],"UTPlaceF":[110,145],"2.0,":[111],"that":[112],"optimizes":[113],"wirelength":[114,174],"routability":[116],"while":[117],"honoring":[118],"constraints.":[121],"Our":[122],"proposed":[123],"approaches":[124],"consist":[125],"iterative":[128],"minimum-cost-flow-based":[129],"cell":[130],"assignment":[131],"well":[133],"clock-aware":[136,153],"packing":[137],"producing":[139],"clock-legal":[140],"yet":[141],"high-quality":[142],"solutions.":[144],"2.0":[146],"won":[147],"first":[148],"place":[149],"ISPD\u201917":[152],"contest":[156],"organized":[157],"by":[158,167],"Xilinx,":[159],"outperforming":[160],"second-":[162],"third-place":[165],"winners":[166],"4.0%":[168],"10.0%,":[170],"respectively,":[171],"routed":[173],"with":[175],"competitive":[176],"runtime,":[177],"set":[180],"industry":[182],"benchmarks.":[183]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2018-05-17T00:00:00"}