{"id":"https://openalex.org/W2790002056","doi":"https://doi.org/10.1145/3174243.3174997","title":"FGC","display_name":"FGC","publication_year":2018,"publication_date":"2018-02-15","ids":{"openalex":"https://openalex.org/W2790002056","doi":"https://doi.org/10.1145/3174243.3174997","mag":"2790002056"},"language":"en","primary_location":{"id":"doi:10.1145/3174243.3174997","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049664110","display_name":"Oluseyi Ayorinde","orcid":"https://orcid.org/0000-0002-7028-4024"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Oluseyi A. Ayorinde","raw_affiliation_strings":["US Army Research Lab - West (LA), Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"US Army Research Lab - West (LA), Los Angeles, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112178167","display_name":"He Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"He Qi","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA"],"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5049664110"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01773251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"294","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.874833345413208},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.8246833086013794},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8033033013343811},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7700972557067871},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6303863525390625},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6183603405952454},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5445582270622253},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4952222406864166},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47566789388656616},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46236756443977356},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42698344588279724},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4264051020145416},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19703450798988342},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11446410417556763},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0991101861000061},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.06950938701629639}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.874833345413208},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.8246833086013794},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8033033013343811},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7700972557067871},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6303863525390625},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6183603405952454},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5445582270622253},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4952222406864166},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47566789388656616},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46236756443977356},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42698344588279724},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4264051020145416},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19703450798988342},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11446410417556763},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0991101861000061},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.06950938701629639},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3174243.3174997","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[{"id":"https://openalex.org/G4177108190","display_name":null,"funder_award_id":"1423113","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1601372385","https://openalex.org/W1632787429","https://openalex.org/W1651202782","https://openalex.org/W1669114967","https://openalex.org/W1701908161","https://openalex.org/W2072249022","https://openalex.org/W2100801453","https://openalex.org/W2110595001","https://openalex.org/W2110664174","https://openalex.org/W2138383740","https://openalex.org/W2140680235","https://openalex.org/W2168493238","https://openalex.org/W2792787672","https://openalex.org/W4230523369","https://openalex.org/W4253595504","https://openalex.org/W4290189929"],"related_works":["https://openalex.org/W3127435654","https://openalex.org/W2919561762","https://openalex.org/W4394766506","https://openalex.org/W3009852985","https://openalex.org/W2004826944","https://openalex.org/W3217774925","https://openalex.org/W2544421437","https://openalex.org/W1935030095","https://openalex.org/W2123076670","https://openalex.org/W4200122249"],"abstract_inverted_index":{"We":[0],"introduce":[1],"the":[2,5,39,52,55,103,111,129,158,192,203,209],"FGC":[3,108,163],"Toolflow,":[4],"only":[6,78,112,182],"tool":[7],"providing":[8],"flexible":[9],"custom-FPGA":[10],"generation":[11],"and":[12,25,35,67,94,127,152,169,198,205,222],"configuration":[13,44,131,171,207],"to-date.":[14],"Currently,":[15],"researchers":[16],"building":[17],"custom":[18,118],"FPGAs":[19],"must":[20],"create":[21],"for":[22,42,133,173],"FPGA":[23,58,104,159,175,204],"schematics":[24,83],"bitstreams":[26],"by":[27,87],"hand.":[28,88],"Both":[29],"tasks":[30],"are":[31],"prohibitively":[32],"time":[33,41,62],"intensive":[34],"error":[36],"prone.":[37],"Additionally,":[38],"simulation":[40,189],"bitcell":[43,80],"is":[45,110],"very":[46],"long":[47],"(often":[48],"times":[49],"longer":[50],"than":[51],"functionality),":[53],"making":[54],"verification":[56],"of":[57,145],"fabrics":[59],"even":[60],"more":[61],"consuming.":[63],"Some":[64],"existing":[65],"toolflows":[66],"software":[68],"packages":[69],"designed":[70],"to":[71,84,155,194,201,219],"help":[72],"with":[73,176,212],"this":[74],"process,":[75],"but":[76],"they":[77],"generate":[79],"configurations,":[81],"leaving":[82],"be":[85],"developed":[86],"Others":[89],"have":[90],"limitations":[91],"in":[92,181],"circuit-level":[93,151],"architectural":[95,153],"parameters,":[96,147],"which":[97,148],"prevent":[98],"them":[99],"from":[100,121],"adequately":[101],"exploring":[102],"design":[105,160],"space.":[106,161],"The":[107,138,162,185],"flow":[109,113,164,186,216],"available":[114],"that":[115],"generates":[116,128,165,188],"a":[117,122,134,167,170,224],"full-FPGA":[119],"schematic":[120,168],"single":[123],"parameter":[124,139],"text":[125,140],"file,":[126],"proper":[130],"bitstream":[132,172],"target":[135],"Verilog":[136],"functionality.":[137],"file":[141],"can":[142],"accommodate":[143],"100s":[144],"different":[146],"include":[149],"both":[150,166],"parameters":[154],"fully":[156],"encompass":[157],"an":[174],"100":[177],"CLBs":[178],"(900,000":[179],"transistors)":[180],"8":[183],"minutes.":[184],"also":[187],"files,":[190],"allowing":[191],"user":[193],"quickly":[195],"set":[196],"up":[197],"perform":[199],"simulations":[200],"verify":[202],"its":[206],"at":[208],"chip":[210],"level":[211],"SPICE-level":[213],"accuracy.":[214],"This":[215],"was":[217],"used":[218],"create,":[220],"verify,":[221],"test":[223],"taped-out":[225],"ultra-low":[226],"power":[227],"FPGA.":[228]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2018-03-29T00:00:00"}