{"id":"https://openalex.org/W2788498737","doi":"https://doi.org/10.1145/3174243.3174977","title":"BoxPlacer: Force Directed-Based Timing-Driven Placement for Large-Scale FPGAs","display_name":"BoxPlacer: Force Directed-Based Timing-Driven Placement for Large-Scale FPGAs","publication_year":2018,"publication_date":"2018-02-15","ids":{"openalex":"https://openalex.org/W2788498737","doi":"https://doi.org/10.1145/3174243.3174977","mag":"2788498737"},"language":"en","primary_location":{"id":"doi:10.1145/3174243.3174977","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002840650","display_name":"Minghua Shen","orcid":"https://orcid.org/0000-0003-4747-8020"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Minghua Shen","raw_affiliation_strings":["Sun Yat-sen University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University, Beijing, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029153042","display_name":"Jiaxi Zhang","orcid":"https://orcid.org/0000-0001-6177-8690"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaxi Zhang","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023506057","display_name":"Nong Xiao","orcid":"https://orcid.org/0000-0002-2166-977X"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nong Xiao","raw_affiliation_strings":["Sun Yat-sen University, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"Sun Yat-sen University, Guangzhou, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023468643","display_name":"Guojie Luo","orcid":"https://orcid.org/0000-0003-4932-3655"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guojie Luo","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002840650"],"corresponding_institution_ids":["https://openalex.org/I157773358"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01255736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"290","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7904783487319946},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7806665897369385},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7726244926452637},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6457017660140991},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6093791127204895},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.51042240858078},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.455424964427948},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45331573486328125},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4175838828086853},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2804577648639679},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24220198392868042},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.21543392539024353},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08494463562965393},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.08116942644119263}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7904783487319946},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7806665897369385},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7726244926452637},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6457017660140991},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6093791127204895},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.51042240858078},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.455424964427948},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45331573486328125},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4175838828086853},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2804577648639679},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24220198392868042},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.21543392539024353},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08494463562965393},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.08116942644119263},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3174243.3174977","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/1","score":0.5199999809265137,"display_name":"No poverty"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3183044703","https://openalex.org/W1968931833","https://openalex.org/W4245174233","https://openalex.org/W2122425352","https://openalex.org/W108855261","https://openalex.org/W2098132017","https://openalex.org/W4244167835","https://openalex.org/W2031837447","https://openalex.org/W2007503867","https://openalex.org/W2124785670"],"abstract_inverted_index":{"Placement":[0],"is":[1,52,77,94,113],"probably":[2],"the":[3,8,55,67,81,86,91,98,105,118,124,131,138],"most":[4],"critical":[5,156],"process":[6],"in":[7,107,120],"FPGA":[9],"design":[10],"flow.":[11],"The":[12],"demand":[13],"for":[14,70],"high":[15],"performance":[16],"continues":[17],"to":[18,65,79,96,103,116],"increase,":[19],"but":[20],"existing":[21],"placers":[22],"are":[23],"still":[24],"faced":[25],"with":[26,134,153],"numerous":[27],"challenges":[28],"including":[29],"very":[30],"long":[31],"runtime,":[32],"poor":[33],"scalability,":[34],"and":[35,84,159],"restricted":[36],"space":[37],"exploration.":[38],"In":[39],"this":[40],"paper":[41],"we":[42],"propose":[43],"a":[44,62,73],"novel":[45],"timing-driven":[46],"placement":[47,119],"algorithm":[48],"called":[49],"BoxPlacer,":[50],"which":[51],"supported":[53],"by":[54,129,137],"force":[56],"directed":[57],"concept.":[58],"BoxPlacer":[59,128,145],"firstly":[60],"uses":[61],"simple":[63],"policy":[64],"create":[66],"initial":[68],"box":[69,82],"placement.":[71,88,109],"Then":[72],"force-directed":[74],"iterative":[75],"scheme":[76],"used":[78,115],"reduce":[80],"size":[83],"determine":[85],"global":[87],"At":[89],"last,":[90],"same":[92],"concept":[93],"employed":[95],"eliminate":[97],"overlaps":[99],"between":[100],"reduced":[101],"boxes":[102],"ensure":[104],"legalization":[106],"detailed":[108],"Notice":[110],"that":[111,135],"timing":[112],"always":[114],"drive":[117],"BoxPlacer.":[121],"We":[122],"demonstrate":[123],"effectiveness":[125],"of":[126],"our":[127,144],"comparing":[130],"experimental":[132],"results":[133],"produced":[136],"academic":[139],"simulated":[140],"annealing-based":[141],"placer.":[142],"Notably,":[143],"achieves":[146],"on":[147],"average":[148],"about":[149],"8x":[150],"runtime":[151],"advantage":[152],"9%":[154],"smaller":[155],"path":[157],"delay":[158],"6%":[160],"shorter":[161],"wirelength.":[162]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}