{"id":"https://openalex.org/W2792742540","doi":"https://doi.org/10.1145/3174243.3174966","title":"In-Package Domain-Specific ASICs for Intel\u00ae Stratix\u00ae 10 FPGAs","display_name":"In-Package Domain-Specific ASICs for Intel\u00ae Stratix\u00ae 10 FPGAs","publication_year":2018,"publication_date":"2018-02-15","ids":{"openalex":"https://openalex.org/W2792742540","doi":"https://doi.org/10.1145/3174243.3174966","mag":"2792742540"},"language":"en","primary_location":{"id":"doi:10.1145/3174243.3174966","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084078152","display_name":"Eriko Nurvitadhi","orcid":"https://orcid.org/0000-0002-2347-9590"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eriko Nurvitadhi","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021065409","display_name":"Jeffrey Cook","orcid":"https://orcid.org/0000-0002-7859-4131"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Cook","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101912070","display_name":"Asit Mishra","orcid":"https://orcid.org/0000-0001-6489-6895"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Asit Mishra","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110600508","display_name":"Debbie Marr","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Debbie Marr","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013923723","display_name":"Kevin Nealis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Nealis","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055662480","display_name":"Philip Colangelo","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Colangelo","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew Ling","raw_affiliation_strings":["Intel Corporation, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061846371","display_name":"Davor Capalija","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Davor Capalija","raw_affiliation_strings":["Intel Corporation, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082886544","display_name":"Utku Aydonat","orcid":"https://orcid.org/0000-0003-2510-5442"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Utku Aydonat","raw_affiliation_strings":["Intel Corporation, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Toronto, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021422598","display_name":"Sergey Shumarayev","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sergey Shumarayev","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111931430","display_name":"Aravind Dasu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aravind Dasu","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5084078152"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.03,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.77445999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8585643768310547},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7968344688415527},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7122414112091064},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6597715020179749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6572467088699341},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4859863221645355},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4360645115375519},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36480963230133057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3509265184402466},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05837714672088623}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8585643768310547},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7968344688415527},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7122414112091064},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6597715020179749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6572467088699341},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4859863221645355},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4360645115375519},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36480963230133057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3509265184402466},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05837714672088623}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3174243.3174966","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W1485756991","https://openalex.org/W2031155269","https://openalex.org/W2998132311","https://openalex.org/W3208151864","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"FPGAs":[0,10,24,44,104],"or":[1,114],"ASICs?":[2],"There":[3],"is":[4,93],"a":[5],"long-running":[6],"debate":[7],"on":[8],"this.":[9],"are":[11,27,57],"extremely":[12],"flexible":[13,33],"while":[14],"ASICs":[15,26,56,124],"offer":[16,31],"top":[17],"efficiency":[18],"but":[19],"inflexible.":[20],"We":[21,37,116],"believe":[22],"that":[23],"and":[25,34,45,78],"better":[28],"together,":[29],"to":[30,120],"both":[32],"efficient":[35],"solutions.":[36],"propose":[38,117],"single-package":[39,109],"heterogeneous":[40],"2.5D":[41],"integration":[42,110],"of":[43,73],"ASICs,":[46],"using":[47],"Intel's":[48],"Embedded":[49],"Multi-Die":[50],"Interconnect":[51],"Bridge":[52],"(EMIB).":[53],"Since":[54],"the":[55,61,83],"separate":[58],"chips":[59],"from":[60],"FPGA,":[62],"this":[63],"approach":[64,92],"(1)":[65],"does":[66],"not":[67],"change":[68],"FPGA":[69,89],"fabric,":[70],"allowing":[71],"re-use":[72],"existing":[74],"ecosystems":[75],"(FPGA":[76],"chips/packaging/boards/software/etc),":[77],"(2)":[79],"allows":[80],"freedom":[81],"in":[82],"ASIC":[84],"design":[85],"(area/freq/process/etc":[86],"unconstrained":[87],"by":[88],"fabric).":[90],"This":[91],"more":[94],"effective":[95],"than":[96],"developing":[97],"traditional":[98],"stand-alone":[99],"ASICs.":[100],"Intel\u00ae":[101],"Stratix\u00ae":[102],"10":[103],"already":[105],"have":[106],"EMIBs,":[107],"enabling":[108],"with":[111,125],"other":[112],"chips,":[113],"\"tiles\".":[115],"leveraging":[118],"them":[119],"mix-and-match":[121],"any":[122],"domain-specific":[123],"Stratix10":[126],"FPGAs.":[127]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}