{"id":"https://openalex.org/W2792147185","doi":"https://doi.org/10.1145/3174243.3174962","title":"FastTrack","display_name":"FastTrack","publication_year":2018,"publication_date":"2018-02-15","ids":{"openalex":"https://openalex.org/W2792147185","doi":"https://doi.org/10.1145/3174243.3174962","mag":"2792147185"},"language":"en","primary_location":{"id":"doi:10.1145/3174243.3174962","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015534628","display_name":"Nachiket Kapre","orcid":"https://orcid.org/0000-0002-2187-0406"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Nachiket Kapre","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034089074","display_name":"Tushar Krishna","orcid":"https://orcid.org/0000-0001-5738-6942"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tushar Krishna","raw_affiliation_strings":["Georgia Tech, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015534628"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03019547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10083","display_name":"Graphene research and applications","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9797000288963318,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/deflection-routing","display_name":"Deflection routing","score":0.7548048496246338},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7455273866653442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7446866035461426},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7219159007072449},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5790420174598694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5661436319351196},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5455479621887207},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.4948121905326843},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.469316691160202},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.45108020305633545},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.3470820486545563},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34521758556365967},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2643924951553345},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2288767695426941},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.11636272072792053},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08700662851333618}],"concepts":[{"id":"https://openalex.org/C2781404978","wikidata":"https://www.wikidata.org/wiki/Q5251653","display_name":"Deflection routing","level":5,"score":0.7548048496246338},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7455273866653442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7446866035461426},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7219159007072449},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5790420174598694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5661436319351196},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5455479621887207},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.4948121905326843},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.469316691160202},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.45108020305633545},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.3470820486545563},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34521758556365967},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2643924951553345},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2288767695426941},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.11636272072792053},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08700662851333618},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3174243.3174962","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174962","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2034106825","https://openalex.org/W1986253853","https://openalex.org/W2740267385","https://openalex.org/W3159592544","https://openalex.org/W608229","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2293437742"],"abstract_inverted_index":{"The":[0,44],"latency":[1,39,163],"of":[2,46,73,156,168,202,218],"packet-switched":[3],"FPGA":[4,29,64,176,225],"overlay":[5,191],"Networks-on-Chip":[6],"(NoCs)":[7],"goes":[8],"up":[9,203],"linearly":[10],"with":[11,59],"the":[12,26,42,71,77,86,95,128],"NoC":[13,87,96,136],"dimensions,":[14],"since":[15],"packets":[16],"typically":[17],"spend":[18],"a":[19,103,141,166],"cycle":[20],"in":[21,94,102],"each":[22],"dynamic":[23],"router":[24,100],"along":[25,76],"path.":[27,79],"High-performance":[28],"NoCs":[30],"have":[31],"to":[32,41,69,85,97,113,204,210],"aggressively":[33],"pipeline":[34],"interconnects,":[35],"thereby":[36],"adding":[37],"extra":[38],"overhead":[40],"NoC.":[43],"use":[45],"FPGA-friendly":[47],"deflection":[48],"routing":[49],"schemes":[50],"further":[51],"exacerbates":[52],"latency.":[53],"Fortunately,":[54],"FPGAs":[55],"provide":[56],"segmented":[57],"interconnects":[58],"different":[60,115],"lengths":[61,118],"(speeds).":[62],"Faster":[63],"tracks":[65],"can":[66,110],"be":[67,111],"used":[68],"reduce":[70],"number":[72],"switchbox":[74],"hops":[75],"packet":[78],"We":[80],"introduce":[81],"FastTrack,":[82],"an":[83,133],"adaption":[84],"organization":[88],"that":[89],"inserts":[90],"express":[91,116,154,219],"bypass":[92],"links":[93,155,220],"skip":[98],"multiple":[99],"stages":[101],"single":[104],"clock":[105,150],"cycle.":[106],"Our":[107],"FastTrack":[108,135,159,194],"design":[109],"tuned":[112],"support":[114],"link":[117],"for":[119,124],"performance,":[120],"and":[121,162,172,189,214],"depopulation":[122],"strategies":[123],"controlling":[125],"cost.":[126],"For":[127],"Xilinx":[129],"Virtex-7":[130],"485T":[131],"FPGA,":[132],"8\u00d78":[134],"is":[137],"2\u00d7":[138,205],"larger":[139],"than":[140],"base":[142],"Hoplite":[143,208],"NoC,":[144],"but":[145],"operates":[146],"between":[147],"1.2-0.8\u00d7":[148],"its":[149],"frequency":[151],"when":[152],"using":[153],"length":[157],"2-4.":[158],"delivers":[160],"throughput":[161],"improvements":[164,199],"across":[165],"range":[167],"statistical":[169],"workloads":[170],"(2-2.5\u00d7),":[171],"traces":[173],"extracted":[174],"from":[175],"accelerator":[177],"case":[178],"studies":[179],"such":[180],"as":[181],"Sparse":[182],"Matrix-Vector":[183],"Multiplication":[184],"(2.5\u00d7),":[185],"Graph":[186],"Analytics":[187],"(2.8\u00d7),":[188],"Multi-processor":[190],"applications":[192],"(2\u00d7).":[193],"also":[195],"shows":[196],"energy":[197],"efficiency":[198],"by":[200,223],"factors":[201],"over":[206],"baseline":[207],"due":[209],"higher":[211],"sustained":[212],"rates":[213],"high":[215],"speed":[216],"operation":[217],"made":[221],"possible":[222],"fast":[224],"interconnect.":[226]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2018-03-29T00:00:00"}