{"id":"https://openalex.org/W2789491226","doi":"https://doi.org/10.1145/3174243.3174256","title":"Architecture and Circuit Design of an All-Spintronic FPGA","display_name":"Architecture and Circuit Design of an All-Spintronic FPGA","publication_year":2018,"publication_date":"2018-02-15","ids":{"openalex":"https://openalex.org/W2789491226","doi":"https://doi.org/10.1145/3174243.3174256","mag":"2789491226"},"language":"en","primary_location":{"id":"doi:10.1145/3174243.3174256","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/10078","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Stephen M. Williams","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen M. Williams","raw_affiliation_strings":["University of Central Florida, Oviedo, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Central Florida, Oviedo, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060908808","display_name":"Mingjie Lin","orcid":"https://orcid.org/0000-0002-3225-4406"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["University of Central Florida, Oviedo, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Central Florida, Oviedo, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.5235,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.6647999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7209104299545288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6231052279472351},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6158631443977356},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5961514711380005},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.5899779796600342},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5232499837875366},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5104178786277771},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4981100559234619},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47677165269851685},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4562384784221649},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4557856619358063},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45498126745224},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4509739577770233},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4464680850505829},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4141632914543152},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.41223642230033875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3715745806694031},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32692813873291016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29055845737457275},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1188795268535614}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7209104299545288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6231052279472351},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6158631443977356},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5961514711380005},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.5899779796600342},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5232499837875366},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5104178786277771},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4981100559234619},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47677165269851685},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4562384784221649},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4557856619358063},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45498126745224},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4509739577770233},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4464680850505829},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4141632914543152},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.41223642230033875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3715745806694031},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32692813873291016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29055845737457275},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1188795268535614},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3174243.3174256","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3174243.3174256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-11077","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/10078","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-11077","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/10078","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G3740958974","display_name":null,"funder_award_id":"1553056","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5164495282","display_name":null,"funder_award_id":"1319884","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1506854048","https://openalex.org/W1753059432","https://openalex.org/W1776822698","https://openalex.org/W2010860794","https://openalex.org/W2015163736","https://openalex.org/W2047286053","https://openalex.org/W2077116387","https://openalex.org/W2082947990","https://openalex.org/W2083945164","https://openalex.org/W2133287836","https://openalex.org/W2135340605","https://openalex.org/W2141519923","https://openalex.org/W2340865130","https://openalex.org/W2499968130","https://openalex.org/W2550053401","https://openalex.org/W2560249189","https://openalex.org/W2584574128","https://openalex.org/W3106468038","https://openalex.org/W4229605433"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2480852620","https://openalex.org/W3023652529","https://openalex.org/W2182398074","https://openalex.org/W2071567894","https://openalex.org/W2167086449","https://openalex.org/W2525933112","https://openalex.org/W4237841534","https://openalex.org/W2246445978","https://openalex.org/W2139569078"],"abstract_inverted_index":{"Reconfigurable":[0],"logic":[1,142,154],"device,":[2],"such":[3,50],"as":[4,51,70],"FPGA,":[5],"has":[6],"been":[7,24],"well-known":[8],"to":[9,67,78,91,147,152,164],"be":[10],"the":[11,18,81,117,136,145],"driver":[12],"of":[13,84,96,119,139],"cutting-edge":[14],"device":[15,44,122,143],"technology.":[16],"In":[17,109],"last":[19],"five":[20],"years,":[21],"there":[22],"have":[23],"extensive":[25],"studies":[26],"on":[27],"constructing":[28],"novel":[29],"FPGA":[30,107],"devices":[31],"using":[32],"CMOS":[33,74,166],"technology":[34,123],"combined":[35],"with":[36],"emerging":[37],"spin-":[38],"tronic":[39],"devices.":[40,108],"Unfortunately,":[41],"although":[42],"spintronic":[43,85],"technol-":[45],"ogy":[46],"promises":[47],"desirable":[48],"features":[49],"non-volatility":[52],"and":[53,98,127,155],"high":[54],"area":[55],"density,":[56],"its":[57],"relatively":[58],"slow":[59],"switching":[60],"speed":[61],"makes":[62],"it":[63,88],"quite":[64],"chal-":[65],"lenging":[66],"use":[68],"them":[69],"drop-in":[71],"replacements":[72],"for":[73,103,131],"transistors.":[75],"As":[76],"such,":[77],"fully":[79,115],"unlock":[80],"performance":[82,106],"benefits":[83,118],"de-":[86],"vices,":[87],"is":[89],"imperative":[90],"develop":[92],"innovative":[93,125],"design":[94,129],"techniques":[95,130],"circuit":[97,126],"architecture":[99,128],"that":[100],"are":[101],"custom-made":[102],"building":[104],"high-":[105],"this":[110],"paper,":[111],"we":[112,134],"aim":[113],"at":[114],"extracting":[116],"new":[120],"spin-based":[121],"through":[124],"FPGAs.":[132],"Specifically,":[133],"exploit":[135],"unique":[137],"characteristics":[138],"a":[140,149,160],"domain-wall":[141],"called":[144],"mCell":[146],"achieve":[148],"direct":[150],"mapping":[151],"NAND-NOR":[153],"in":[156],"doing":[157],"so":[158],"create":[159],"high-throughput":[161],"non-volatile":[162],"alternative":[163],"LUT-based":[165],"reconfigurable":[167],"logic.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-04-23T09:07:50.710637","created_date":"2025-10-10T00:00:00"}