{"id":"https://openalex.org/W2794150393","doi":"https://doi.org/10.1145/3168806","title":"Register allocation for Intel processor graphics","display_name":"Register allocation for Intel processor graphics","publication_year":2018,"publication_date":"2018-02-24","ids":{"openalex":"https://openalex.org/W2794150393","doi":"https://doi.org/10.1145/3168806","mag":"2794150393"},"language":"en","primary_location":{"id":"doi:10.1145/3168806","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3168806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Code Generation and Optimization","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100373298","display_name":"Wei-Yu Chen","orcid":"https://orcid.org/0000-0001-8922-3988"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei-Yu Chen","raw_affiliation_strings":["Intel, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090031333","display_name":"Guei-Yuan Lueh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guei-Yuan Lueh","raw_affiliation_strings":["Intel, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028034373","display_name":"Pratik Ashar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pratik Ashar","raw_affiliation_strings":["Intel, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022122751","display_name":"Kaiyu Chen","orcid":"https://orcid.org/0000-0002-4464-0953"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaiyu Chen","raw_affiliation_strings":["Intel, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038169149","display_name":"Buqi Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Buqi Cheng","raw_affiliation_strings":["Intel, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"352","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8735834956169128},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.80404132604599},{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.7847248315811157},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.639214277267456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6187401413917542},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5442635416984558},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5347240567207336},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.533719539642334},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5316684246063232},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.46435001492500305},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.45522627234458923},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43085744976997375},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.4149101972579956},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4081127345561981},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2271844446659088},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.206710547208786}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8735834956169128},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.80404132604599},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.7847248315811157},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.639214277267456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6187401413917542},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5442635416984558},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5347240567207336},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.533719539642334},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5316684246063232},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.46435001492500305},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.45522627234458923},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43085744976997375},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.4149101972579956},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4081127345561981},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2271844446659088},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.206710547208786},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3168806","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3168806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Symposium on Code Generation and Optimization","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1501826095","https://openalex.org/W1521790034","https://openalex.org/W1564196930","https://openalex.org/W1577524924","https://openalex.org/W1883303451","https://openalex.org/W1965387308","https://openalex.org/W1970815868","https://openalex.org/W1984222112","https://openalex.org/W1997230820","https://openalex.org/W2023200270","https://openalex.org/W2044636417","https://openalex.org/W2065941861","https://openalex.org/W2092816959","https://openalex.org/W2101182628","https://openalex.org/W2125979435","https://openalex.org/W2126830109","https://openalex.org/W2129704946","https://openalex.org/W2135947393","https://openalex.org/W2140191557","https://openalex.org/W2153185479","https://openalex.org/W2157179167","https://openalex.org/W2164363152","https://openalex.org/W2167675119","https://openalex.org/W2167690872","https://openalex.org/W2169880332","https://openalex.org/W2171595223","https://openalex.org/W2232645663","https://openalex.org/W2295329047","https://openalex.org/W2303605678","https://openalex.org/W2618530766","https://openalex.org/W3001659479","https://openalex.org/W3148529197","https://openalex.org/W4233835244","https://openalex.org/W4236145149","https://openalex.org/W4252424613","https://openalex.org/W6697163827"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W2104533913","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2078229301","https://openalex.org/W4252189340","https://openalex.org/W4243517647"],"abstract_inverted_index":{"Register":[0],"allocation":[1],"is":[2],"a":[3,40,97,117],"well-studied":[4],"problem,":[5],"but":[6,100],"surprisingly":[7],"little":[8,126],"work":[9],"has":[10],"been":[11],"published":[12],"on":[13],"assigning":[14],"registers":[15],"for":[16,31,75],"GPU":[17],"architectures.":[18],"In":[19],"this":[20],"paper":[21],"we":[22],"present":[23],"the":[24,28,94,105,120],"register":[25,43,76,108],"allocator":[26,95,121],"in":[27,116],"production":[29],"compiler":[30],"Intel":[32,37],"HD":[33],"and":[34,56,60,87,111],"Iris":[35],"Graphics.":[36],"GPUs":[38],"feature":[39],"large":[41],"byte-addressable":[42],"file":[44],"organized":[45],"into":[46],"banks,":[47],"an":[48],"expressive":[49],"instruction":[50],"set":[51],"that":[52],"supports":[53],"variable":[54],"SIMD-sizes":[55],"divergent":[57],"control":[58,89],"flow,":[59],"high":[61],"spill":[62],"overhead":[63],"due":[64],"to":[65,124],"relatively":[66],"long":[67],"memory":[68],"latencies.":[69],"These":[70],"distinctive":[71],"characteristics":[72],"impose":[73],"challenges":[74],"allocation,":[77],"as":[78],"input":[79],"programs":[80],"may":[81],"have":[82],"arbitrarily-sized":[83],"variables,":[84],"partial":[85],"updates,":[86],"complex":[88],"flow.":[90],"Not":[91],"only":[92],"should":[93],"make":[96],"program":[98],"spill-free,":[99],"it":[101],"must":[102],"also":[103,122],"reduce":[104],"number":[106],"of":[107],"bank":[109],"conflicts":[110],"anti-dependencies.":[112],"Since":[113],"compilation":[114],"occurs":[115],"JIT":[118],"environment,":[119],"needs":[123],"incur":[125],"overhead.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}