{"id":"https://openalex.org/W2768482204","doi":"https://doi.org/10.1145/3149817","title":"Multi-Objective 3D Floorplanning with Integrated Voltage Assignment","display_name":"Multi-Objective 3D Floorplanning with Integrated Voltage Assignment","publication_year":2017,"publication_date":"2017-11-27","ids":{"openalex":"https://openalex.org/W2768482204","doi":"https://doi.org/10.1145/3149817","mag":"2768482204"},"language":"en","primary_location":{"id":"doi:10.1145/3149817","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3149817","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052751303","display_name":"Johann Knechtel","orcid":"https://orcid.org/0000-0001-5093-2939"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"Johann Knechtel","raw_affiliation_strings":["Masdar Institute, Khalifa University of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Masdar Institute, Khalifa University of Science and Technology","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["TU Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048725993","display_name":"Ibrahim M. Elfadel","orcid":"https://orcid.org/0000-0003-3220-9987"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ibrahim (Abe) M. Elfadel","raw_affiliation_strings":["Masdar Institute, Khalifa University of Science and Technology, Abu Dhabi, UAE"],"affiliations":[{"raw_affiliation_string":"Masdar Institute, Khalifa University of Science and Technology, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052751303"],"corresponding_institution_ids":["https://openalex.org/I176601375"],"apc_list":null,"apc_paid":null,"fwci":0.437,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.66802822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"23","issue":"2","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9738765954971313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8040498495101929},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.629604697227478},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5843318700790405},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.564208447933197},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49662333726882935},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4891274571418762},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4594055712223053},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4271285831928253},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.42181697487831116},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.40686681866645813},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38746511936187744},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.31491488218307495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28702017664909363},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.19790592789649963},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.12741562724113464},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10270914435386658},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08690282702445984}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9738765954971313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8040498495101929},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.629604697227478},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5843318700790405},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.564208447933197},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49662333726882935},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4891274571418762},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4594055712223053},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4271285831928253},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.42181697487831116},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.40686681866645813},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38746511936187744},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31491488218307495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28702017664909363},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.19790592789649963},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.12741562724113464},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10270914435386658},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08690282702445984},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3149817","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3149817","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W115185706","https://openalex.org/W618969213","https://openalex.org/W1939710494","https://openalex.org/W1944814515","https://openalex.org/W1987293146","https://openalex.org/W2038608600","https://openalex.org/W2052933085","https://openalex.org/W2062718228","https://openalex.org/W2070097461","https://openalex.org/W2082618394","https://openalex.org/W2101286505","https://openalex.org/W2105674717","https://openalex.org/W2106319297","https://openalex.org/W2109846948","https://openalex.org/W2114772983","https://openalex.org/W2127012874","https://openalex.org/W2134071101","https://openalex.org/W2142850400","https://openalex.org/W2146176401","https://openalex.org/W2152290565","https://openalex.org/W2156974682","https://openalex.org/W2161137937","https://openalex.org/W2168527127","https://openalex.org/W2308963902","https://openalex.org/W2317953216","https://openalex.org/W2319855067","https://openalex.org/W2337632641","https://openalex.org/W2344689375","https://openalex.org/W2568883686","https://openalex.org/W3142845206","https://openalex.org/W3150884245"],"related_works":["https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W2115502122","https://openalex.org/W3047088815","https://openalex.org/W2074570708","https://openalex.org/W2138401961","https://openalex.org/W2994788014","https://openalex.org/W1541633348","https://openalex.org/W2353155791","https://openalex.org/W1595166940"],"abstract_inverted_index":{"Voltage":[0],"assignment":[1,96,184],"is":[2,44],"a":[3],"well-known":[4],"technique":[5],"for":[6,48,91,170],"circuit":[7],"design,":[8],"which":[9],"has":[10,32],"been":[11,34],"applied":[12],"successfully":[13],"to":[14,50,166],"reduce":[15],"power":[16,40,171],"consumption":[17],"in":[18,26,41],"classical":[19],"2D":[20,113],"integrated":[21],"circuits":[22],"(ICs).":[23],"Its":[24],"usage":[25],"the":[27,52,63,76,98,109,118,127,134,147,158],"context":[28],"of":[29,45,55,68,79,94,112,123,129,137,157],"3D":[30,42,69,124,143,162,195],"ICs":[31],"not":[33,106],"fully":[35],"explored":[36],"yet":[37],"although":[38],"reducing":[39],"designs":[43,70],"crucial":[46],"importance,":[47],"example,":[49],"tackle":[51],"ever-present":[53],"challenge":[54],"thermal":[56,135],"management.":[57],"In":[58,82],"this":[59],"article,":[60],"we":[61,84,192],"investigate":[62],"effective":[64,92,168],"and":[65,87,121,133,172,181,187],"efficient":[66],"partitioning":[67],"into":[71,97],"multiple":[72],"voltage":[73,95,183],"domains":[74],"during":[75],"floorplanning":[77,100,114,196],"step":[78],"physical":[80],"design.":[81],"particular,":[83],"introduce,":[85],"implement,":[86],"evaluate":[88],"novel":[89],"algorithms":[90,103],"integration":[93],"inner":[99],"loops.":[101],"Our":[102],"are":[104,164],"compatible":[105],"only":[107],"with":[108,117],"traditional":[110],"objectives":[111,120],"but":[115],"also":[116],"additional":[119],"constraints":[122],"designs,":[125],"including":[126],"planning":[128],"through-silicon":[130],"vias":[131],"(TSVs)":[132],"management":[136],"stacked":[138],"dies.":[139],"We":[140],"test":[141],"our":[142,194],"floorplanner":[144],"extensively":[145],"on":[146,153,189],"GSRC":[148],"benchmarks":[149],"as":[150,152,198],"well":[151],"an":[154],"augmented":[155],"version":[156],"IBM-HB+":[159],"benchmarks.":[160],"The":[161],"floorplans":[163],"shown":[165],"achieve":[167],"trade-offs":[169],"delays":[173],"throughout":[174],"different":[175],"configurations\u2014our":[176],"results":[177],"surpass":[178],"na\u00efve":[179],"low-power":[180],"high-performance":[182],"by":[185],"17%":[186],"10%,":[188],"average.":[190],"Finally,":[191],"release":[193],"framework":[197],"open-source":[199],"code.":[200]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}