{"id":"https://openalex.org/W2766228488","doi":"https://doi.org/10.1145/3149393.3149394","title":"Architecting HBM as a high bandwidth, high capacity, self-managed last-level cache","display_name":"Architecting HBM as a high bandwidth, high capacity, self-managed last-level cache","publication_year":2017,"publication_date":"2017-11-03","ids":{"openalex":"https://openalex.org/W2766228488","doi":"https://doi.org/10.1145/3149393.3149394","mag":"2766228488"},"language":"en","primary_location":{"id":"doi:10.1145/3149393.3149394","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3149393.3149394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd Joint International Workshop on Parallel Data Storage & Data Intensive Scalable Computing Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019768598","display_name":"Tyler Stocksdale","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tyler Stocksdale","raw_affiliation_strings":["North Carolina State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000209674","display_name":"Mu-Tien Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Mu-Tien Chang","raw_affiliation_strings":["Samsung Semiconductor Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046896624","display_name":"Hongzhong Zheng","orcid":"https://orcid.org/0000-0001-7696-9799"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hongzhong Zheng","raw_affiliation_strings":["Samsung Semiconductor Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Semiconductor Inc","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107279953","display_name":"Frank Mueller","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Frank Mueller","raw_affiliation_strings":["North Carolina State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Carolina State University","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3804,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.52284377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9191238880157471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7353127002716064},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6807430982589722},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6186249852180481},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6014125347137451},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47999948263168335},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4429195523262024},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44110938906669617},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39778444170951843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34837818145751953},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2339857518672943},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20273175835609436},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10579264163970947}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9191238880157471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7353127002716064},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6807430982589722},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6186249852180481},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6014125347137451},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47999948263168335},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4429195523262024},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44110938906669617},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39778444170951843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34837818145751953},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2339857518672943},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20273175835609436},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10579264163970947}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3149393.3149394","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3149393.3149394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd Joint International Workshop on Parallel Data Storage & Data Intensive Scalable Computing Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1977349283","https://openalex.org/W2043340768","https://openalex.org/W2074113453","https://openalex.org/W2079787774","https://openalex.org/W2082982763","https://openalex.org/W2092212481","https://openalex.org/W2112121929","https://openalex.org/W2129991978","https://openalex.org/W2147657366","https://openalex.org/W2153378664","https://openalex.org/W2157587823","https://openalex.org/W2169875292","https://openalex.org/W2204664557","https://openalex.org/W2216509856","https://openalex.org/W2336415665","https://openalex.org/W2349022273","https://openalex.org/W2481351972","https://openalex.org/W2546702912","https://openalex.org/W3147974890","https://openalex.org/W6705257741"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2269474412","https://openalex.org/W2741067476","https://openalex.org/W2031026393","https://openalex.org/W2063611263"],"abstract_inverted_index":{"Due":[0],"to":[1,51],"the":[2,6,33,37,73],"recent":[3],"growth":[4,38],"in":[5,12,39,76],"number":[7,40],"of":[8,41,58,72],"on-chip":[9,42],"cores":[10],"available":[11,75],"today's":[13,77],"multi-core":[14],"processors,":[15],"there":[16],"is":[17,29],"an":[18],"increased":[19],"demand":[20],"for":[21,36,64],"memory":[22],"bandwidth":[23,54],"and":[24],"capacity.":[25],"However,":[26],"off-chip":[27],"DRAM":[28,45,79],"not":[30,62,69],"scaling":[31],"at":[32],"rate":[34],"necessary":[35],"cores.":[43],"Stacked":[44],"last-level":[46],"caches":[47],"have":[48],"been":[49],"proposed":[50],"alleviate":[52],"these":[53,59],"constraints,":[55],"however,":[56],"many":[57],"ideas":[60],"are":[61],"practical":[63],"real":[65],"systems,":[66],"or":[67],"may":[68],"take":[70],"advantage":[71],"features":[74],"stacked":[78],"variants.":[80]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}