{"id":"https://openalex.org/W2765674446","doi":"https://doi.org/10.1145/3148173.3148191","title":"LLVM Compiler Implementation for Explicit Parallelization and SIMD Vectorization","display_name":"LLVM Compiler Implementation for Explicit Parallelization and SIMD Vectorization","publication_year":2017,"publication_date":"2017-10-31","ids":{"openalex":"https://openalex.org/W2765674446","doi":"https://doi.org/10.1145/3148173.3148191","mag":"2765674446"},"language":"en","primary_location":{"id":"doi:10.1145/3148173.3148191","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3148173.3148191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101131112","display_name":"Xinmin Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xinmin Tian","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063368240","display_name":"Hideki Saito","orcid":"https://orcid.org/0009-0004-5529-7048"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hideki Saito","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040700691","display_name":"Ernesto Su","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ernesto Su","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000282384","display_name":"Jin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Lin","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080363994","display_name":"Satish Guggilla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satish Guggilla","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071790904","display_name":"Diego Caballero","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diego Caballero","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018404027","display_name":"Matt Masten","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matt Masten","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019970581","display_name":"Andrew Savonichev","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Savonichev","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081498801","display_name":"Michael Rice","orcid":"https://orcid.org/0000-0001-5150-4792"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Rice","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013353375","display_name":"Elena Demikhovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elena Demikhovsky","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109958961","display_name":"Ayal Zaks","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ayal Zaks","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058898313","display_name":"Gil Rapaport","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gil Rapaport","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065791407","display_name":"Abhinav Gaba","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhinav Gaba","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041672444","display_name":"Vasileios Porpodas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vasileios Porpodas","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012628009","display_name":"Eric N. Garcia","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Garcia","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":15,"corresponding_author_ids":["https://openalex.org/A5101131112"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.1266,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.79771401,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.914793848991394},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8261523246765137},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7869261503219604},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6605614423751831},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.588103175163269},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.5825450420379639},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.5752937197685242},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.47927233576774597},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.4110540747642517},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3292895555496216},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22094511985778809}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.914793848991394},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8261523246765137},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7869261503219604},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6605614423751831},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.588103175163269},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.5825450420379639},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.5752937197685242},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.47927233576774597},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.4110540747642517},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3292895555496216},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22094511985778809}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3148173.3148191","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3148173.3148191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1972547624","https://openalex.org/W2064658112","https://openalex.org/W2091624418","https://openalex.org/W2153185479","https://openalex.org/W2167029843","https://openalex.org/W2566301697","https://openalex.org/W2581356531","https://openalex.org/W4246166885","https://openalex.org/W4298447450"],"related_works":["https://openalex.org/W2566637483","https://openalex.org/W1908180445","https://openalex.org/W1939907483","https://openalex.org/W2035419609","https://openalex.org/W2056079253","https://openalex.org/W2912502764","https://openalex.org/W1766386015","https://openalex.org/W2895895456","https://openalex.org/W2963706620","https://openalex.org/W2929736795"],"abstract_inverted_index":{"With":[0],"advances":[1],"of":[2,55,71,103,118],"modern":[3,9],"multi-core":[4,145],"processors":[5],"and":[6,17,27,40,64,79,92,96,98,125],"accelerators,":[7],"many":[8],"applications":[10],"are":[11],"increasingly":[12],"turning":[13],"to":[14,32,121,132],"compiler-assisted":[15],"parallel":[16,39,88],"vector":[18,41],"programming":[19],"models":[20],"such":[21,86],"as":[22,43,45,87],"OpenMP,":[23],"OpenCL,":[24],"Halide,":[25],"Python":[26],"TensorFlow.":[28],"It":[29],"is":[30],"crucial":[31],"ensure":[33],"that":[34],"LLVM-based":[35],"compilers":[36],"can":[37],"optimize":[38],"code":[42],"effectively":[44],"possible.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50,74,99,113],"first":[51],"present":[52,114],"a":[53,115,138,144],"set":[54],"updated":[56,105],"LLVM":[57,77,109],"IR":[58],"extensions":[59,127],"for":[60,81,137],"explicitly":[61],"parallel,":[62],"vector,":[63],"offloading":[65],"program":[66],"constructs":[67],"in":[68,84,128],"the":[69,101],"context":[70],"C/C++/OpenCL.":[72],"Secondly,":[73],"describe":[75],"our":[76,104,119,129],"design":[78],"implementation":[80,106],"advanced":[82],"features":[83],"OpenMP":[85],"loop":[89,95],"reduction,":[90],"task":[91],"taskloop,":[93],"SIMD":[94],"functions,":[97],"discuss":[100],"impact":[102],"on":[107,143],"existing":[108],"optimization":[110],"passes.":[111],"Finally,":[112],"re-use":[116],"case":[117],"infrastructure":[120],"enable":[122],"explicit":[123],"parallelization":[124],"vectorization":[126],"OpenCL":[130],"compiler":[131],"achieve":[133],"~35x":[134],"performance":[135],"speedup":[136],"well-known":[139],"autonomous":[140],"driving":[141],"workload":[142],"platform":[146],"configured":[147],"with":[148],"Intel\u00ae":[149],"Xeon\u00ae":[150],"Scalable":[151],"Processors.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}