{"id":"https://openalex.org/W2766664107","doi":"https://doi.org/10.1145/3139540.3139546","title":"An Efficient Self-Routing and Non-Blocking Interconnection Network on Chip","display_name":"An Efficient Self-Routing and Non-Blocking Interconnection Network on Chip","publication_year":2017,"publication_date":"2017-10-14","ids":{"openalex":"https://openalex.org/W2766664107","doi":"https://doi.org/10.1145/3139540.3139546","mag":"2766664107"},"language":"en","primary_location":{"id":"doi:10.1145/3139540.3139546","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3139540.3139546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112023409","display_name":"Tripti Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tripti Jain","raw_affiliation_strings":["Department of Computer Science, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081184867","display_name":"Klaus Schneider","orcid":"https://orcid.org/0000-0002-1305-7132"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Schneider","raw_affiliation_strings":["Department of Computer Science, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034290581","display_name":"Ankesh Jain","orcid":"https://orcid.org/0000-0003-4109-6312"},"institutions":[{"id":"https://openalex.org/I196349391","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02","country_code":"DE","type":"education","lineage":["https://openalex.org/I196349391"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ankesh Jain","raw_affiliation_strings":["Institute of Microelectronics, University of Ulm, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, University of Ulm, Germany","institution_ids":["https://openalex.org/I196349391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112023409"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.8288,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77351655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7493964433670044},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7272899150848389},{"id":"https://openalex.org/keywords/sorting-network","display_name":"Sorting network","score":0.6672789454460144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6663316488265991},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5616304278373718},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5186816453933716},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.5139734148979187},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.4968753159046173},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48841923475265503},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4347064197063446},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3760778605937958},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3560510277748108},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2970091700553894},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.16836577653884888},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15233269333839417},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14995962381362915},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.11688131093978882}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7493964433670044},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7272899150848389},{"id":"https://openalex.org/C64540648","wikidata":"https://www.wikidata.org/wiki/Q646477","display_name":"Sorting network","level":4,"score":0.6672789454460144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6663316488265991},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5616304278373718},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5186816453933716},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.5139734148979187},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.4968753159046173},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48841923475265503},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4347064197063446},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3760778605937958},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3560510277748108},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2970091700553894},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.16836577653884888},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15233269333839417},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14995962381362915},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.11688131093978882},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3139540.3139546","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3139540.3139546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1574396483","https://openalex.org/W1978164133","https://openalex.org/W1990267351","https://openalex.org/W1990379795","https://openalex.org/W2011849452","https://openalex.org/W2017461851","https://openalex.org/W2025177582","https://openalex.org/W2042876290","https://openalex.org/W2043530317","https://openalex.org/W2044429207","https://openalex.org/W2085319748","https://openalex.org/W2089155985","https://openalex.org/W2092198261","https://openalex.org/W2096169320","https://openalex.org/W2096313289","https://openalex.org/W2097763430","https://openalex.org/W2100492502","https://openalex.org/W2114870379","https://openalex.org/W2116722185","https://openalex.org/W2117520458","https://openalex.org/W2120228177","https://openalex.org/W2124339985","https://openalex.org/W2134316164","https://openalex.org/W2135947017","https://openalex.org/W2141389982","https://openalex.org/W2145252892","https://openalex.org/W2154369388","https://openalex.org/W2164309468","https://openalex.org/W2470079871","https://openalex.org/W2561244296","https://openalex.org/W3020768341","https://openalex.org/W4230793013","https://openalex.org/W4235082445","https://openalex.org/W4244034697"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W4313118781","https://openalex.org/W2062527618","https://openalex.org/W280876009","https://openalex.org/W583844905"],"abstract_inverted_index":{"In":[0],"this":[1,29],"paper,":[2],"we":[3,31,48],"present":[4],"a":[5],"new":[6],"self-routing":[7],"and":[8,40,75],"non-blocking":[9],"uni-cast":[10],"interconnection":[11,25],"network":[12,52,87],"based":[13],"on":[14],"binary":[15],"radix":[16],"sorting":[17,59],"that":[18,85],"is":[19,88,107],"more":[20],"efficient":[21],"than":[22],"comparable":[23],"other":[24,56],"networks.":[26],"To":[27],"substantiate":[28],"claim,":[30],"first":[32],"derive":[33],"the":[34,38,68,71,76,91,97,100,104],"asymptotic":[35],"complexities":[36],"of":[37,42,79],"size":[39],"depth":[41],"our":[43,51,86],"network's":[44],"circuit":[45],"netlist.":[46],"Moreover,":[47],"have":[49],"implemented":[50],"as":[53,55],"well":[54],"related":[57],"radix-based":[58,93],"networks":[60,94],"using":[61],"65nm":[62],"CMOS":[63],"chip":[64,73,101],"technology.":[65],"We":[66],"compare":[67],"maximal":[69,98],"frequency,":[70,99],"required":[72],"area,":[74],"power":[77,105],"consumption":[78,106],"these":[80],"circuits.":[81],"Our":[82],"evaluation":[83],"shows":[84],"best":[89],"among":[90],"considered":[92],"regardless":[95],"whether":[96],"area":[102],"or":[103],"considered.":[108]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}