{"id":"https://openalex.org/W2765720027","doi":"https://doi.org/10.1145/3139540.3139541","title":"Lightweight Emulation of Virtual Channels using Swaps","display_name":"Lightweight Emulation of Virtual Channels using Swaps","publication_year":2017,"publication_date":"2017-10-14","ids":{"openalex":"https://openalex.org/W2765720027","doi":"https://doi.org/10.1145/3139540.3139541","mag":"2765720027"},"language":"en","primary_location":{"id":"doi:10.1145/3139540.3139541","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3139540.3139541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001735614","display_name":"Mayank Parasar","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mayank Parasar","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034089074","display_name":"Tushar Krishna","orcid":"https://orcid.org/0000-0001-5738-6942"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tushar Krishna","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, Georgia"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, Georgia","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001735614"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66850406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7778556942939758},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7409329414367676},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.699159562587738},{"id":"https://openalex.org/keywords/wormhole","display_name":"Wormhole","score":0.5268375277519226},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.4997735023498535},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.49371466040611267},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.4728921949863434},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4662695527076721},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46622422337532043},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4585094749927521},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41229119896888733},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3877713978290558},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3672598898410797},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17245665192604065},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08045828342437744}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7778556942939758},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7409329414367676},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.699159562587738},{"id":"https://openalex.org/C29013271","wikidata":"https://www.wikidata.org/wiki/Q7544","display_name":"Wormhole","level":2,"score":0.5268375277519226},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.4997735023498535},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.49371466040611267},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.4728921949863434},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4662695527076721},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46622422337532043},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4585094749927521},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41229119896888733},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3877713978290558},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3672598898410797},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17245665192604065},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08045828342437744},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3139540.3139541","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3139540.3139541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1993004420","https://openalex.org/W2001505646","https://openalex.org/W2020018359","https://openalex.org/W2023654825","https://openalex.org/W2054095206","https://openalex.org/W2120655454","https://openalex.org/W2133729606","https://openalex.org/W2143906836","https://openalex.org/W2147657366","https://openalex.org/W2154458184","https://openalex.org/W2155597158","https://openalex.org/W2160610190","https://openalex.org/W2342919297","https://openalex.org/W3140062895","https://openalex.org/W4230258908"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2122279357","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2472457643","https://openalex.org/W2510977931","https://openalex.org/W2541438272","https://openalex.org/W3006485811"],"abstract_inverted_index":{"Virtual":[0],"Channels":[1],"(VCs)":[2],"are":[3],"a":[4],"fundamental":[5],"design":[6],"feature":[7],"across":[8],"networks,":[9],"both":[10],"on-chip":[11],"and":[12,22,34,38],"off-chip.":[13],"They":[14],"provide":[15],"two":[16],"key":[17],"benefits":[18],"-":[19],"deadlock":[20],"avoidance":[21],"head-of-line":[23],"(HoL)":[24],"blocking":[25],"mitigation.":[26],"However,":[27],"VCs":[28],"increase":[29],"the":[30,51],"router":[31],"critical":[32],"path,":[33],"add":[35],"significant":[36],"area":[37],"power":[39],"overheads":[40],"compared":[41],"to":[42],"simple":[43],"wormhole":[44],"routers.":[45],"This":[46],"is":[47],"especially":[48],"challenging":[49],"in":[50],"era":[52],"of":[53],"energy-constrained":[54],"many-core":[55],"chips.":[56]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}