{"id":"https://openalex.org/W2763915470","doi":"https://doi.org/10.1145/3132402.3132433","title":"Probabilistic replacement strategies for improving the lifetimes of NVM-based caches","display_name":"Probabilistic replacement strategies for improving the lifetimes of NVM-based caches","publication_year":2017,"publication_date":"2017-10-02","ids":{"openalex":"https://openalex.org/W2763915470","doi":"https://doi.org/10.1145/3132402.3132433","mag":"2763915470"},"language":"en","primary_location":{"id":"doi:10.1145/3132402.3132433","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132433","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108676977","display_name":"Elizabeth Reed","orcid":null},"institutions":[{"id":"https://openalex.org/I2801919071","display_name":"University of Illinois System","ror":"https://ror.org/05e94g991","country_code":"US","type":"education","lineage":["https://openalex.org/I2801919071"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Elizabeth Reed","raw_affiliation_strings":["University of Illinois"],"affiliations":[{"raw_affiliation_string":"University of Illinois","institution_ids":["https://openalex.org/I2801919071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072086494","display_name":"Alaa R. Alameldeen","orcid":"https://orcid.org/0000-0002-9064-4621"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alaa R. Alameldeen","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034055695","display_name":"Helia Naeimi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Helia Naeimi","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005516726","display_name":"Patrick Stolt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Patrick Stolt","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108676977"],"corresponding_institution_ids":["https://openalex.org/I2801919071"],"apc_list":null,"apc_paid":null,"fwci":0.7167,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73472462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"166","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11315","display_name":"Phase-change materials and chalcogenides","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7467084527015686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7137128710746765},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.659476637840271},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5895820260047913},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5796602368354797},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.511027455329895},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4900456666946411},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.46525460481643677},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.451927125453949},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4497718811035156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4448956549167633},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43392711877822876},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4232044816017151},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2694965898990631},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2350877821445465},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.14550742506980896},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12959548830986023},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10409921407699585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09088453650474548}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7467084527015686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7137128710746765},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.659476637840271},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5895820260047913},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5796602368354797},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.511027455329895},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4900456666946411},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.46525460481643677},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.451927125453949},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4497718811035156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4448956549167633},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43392711877822876},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4232044816017151},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2694965898990631},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2350877821445465},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.14550742506980896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12959548830986023},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10409921407699585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09088453650474548},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3132402.3132433","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132433","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1519309621","https://openalex.org/W1549725729","https://openalex.org/W1963958751","https://openalex.org/W2003243790","https://openalex.org/W2016922549","https://openalex.org/W2024229687","https://openalex.org/W2047379549","https://openalex.org/W2058815081","https://openalex.org/W2064710146","https://openalex.org/W2105768042","https://openalex.org/W2108453702","https://openalex.org/W2112753327","https://openalex.org/W2118870365","https://openalex.org/W2120635877","https://openalex.org/W2125428294","https://openalex.org/W2142276919","https://openalex.org/W2147926533","https://openalex.org/W2166332856","https://openalex.org/W2171888576","https://openalex.org/W2188761345","https://openalex.org/W2292149669","https://openalex.org/W2999811406","https://openalex.org/W3101275799","https://openalex.org/W4229976825","https://openalex.org/W4230749694","https://openalex.org/W4285719527","https://openalex.org/W6681740533"],"related_works":["https://openalex.org/W2162174949","https://openalex.org/W4403122749","https://openalex.org/W2065076119","https://openalex.org/W2002108625","https://openalex.org/W2375427054","https://openalex.org/W2982004322","https://openalex.org/W2020622255","https://openalex.org/W4384616198","https://openalex.org/W2054635671","https://openalex.org/W4312727691"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1,17],"(NVM)":[2],"technologies":[3],"present":[4],"an":[5,32,53],"opportunity":[6],"to":[7,79],"improve":[8],"area":[9],"efficiency":[10],"and":[11],"reduce":[12],"energy":[13],"consumption":[14],"throughout":[15],"the":[16,24,81,84],"hierarchy.":[18],"However,":[19],"write":[20,34,39],"endurance":[21,35],"can":[22],"hinder":[23],"adoption":[25],"of":[26,36,83],"NVM":[27],"in":[28],"lower-level":[29],"caches.":[30],"With":[31],"estimated":[33],"one":[37],"trillion":[38],"cycles,":[40],"Spin-Torque":[41],"Transfer":[42],"RAM":[43,58],"(STT-RAM)":[44],"is":[45],"a":[46],"more":[47],"likely":[48],"candidate":[49],"for":[50],"application":[51],"as":[52],"L2":[54],"cache":[55],"than":[56],"Resistive":[57],"(ReRAM)":[59],"or":[60],"Phase-Change":[61],"Memory":[62],"(PCM).":[63],"In":[64],"resource-constrained":[65],"systems":[66],"where":[67],"aggressive":[68],"wear-leveling":[69],"techniques":[70],"cannot":[71],"be":[72,77],"applied,":[73],"light-weight":[74],"alternatives":[75],"may":[76],"necessary":[78],"extend":[80],"lifetime":[82],"cache.":[85]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}