{"id":"https://openalex.org/W2763012513","doi":"https://doi.org/10.1145/3132402.3132417","title":"DRAM-related challenges in task scheduling with timing predictability on COTS multi-cores for safety-critical systems","display_name":"DRAM-related challenges in task scheduling with timing predictability on COTS multi-cores for safety-critical systems","publication_year":2017,"publication_date":"2017-10-02","ids":{"openalex":"https://openalex.org/W2763012513","doi":"https://doi.org/10.1145/3132402.3132417","mag":"2763012513"},"language":"en","primary_location":{"id":"doi:10.1145/3132402.3132417","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132417","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057210905","display_name":"A.K. Agrawal","orcid":"https://orcid.org/0000-0003-1467-1596"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ankit Agrawal","raw_affiliation_strings":["Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027514914","display_name":"Gerhard Fohler","orcid":"https://orcid.org/0000-0001-6162-2653"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerhard Fohler","raw_affiliation_strings":["Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057210905"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.6759,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69663055,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9122390747070312},{"id":"https://openalex.org/keywords/predictability","display_name":"Predictability","score":0.8866978883743286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7636781334877014},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.666646420955658},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6663135886192322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6104140281677246},{"id":"https://openalex.org/keywords/life-critical-system","display_name":"Life-critical system","score":0.5555562376976013},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5410181283950806},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5115652680397034},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44420498609542847},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36722487211227417},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3333870768547058},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3277431130409241},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31361088156700134},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20186683535575867},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.19568350911140442},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15579190850257874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14720356464385986},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13604134321212769},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.10458889603614807}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9122390747070312},{"id":"https://openalex.org/C197640229","wikidata":"https://www.wikidata.org/wiki/Q2534066","display_name":"Predictability","level":2,"score":0.8866978883743286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7636781334877014},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.666646420955658},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6663135886192322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6104140281677246},{"id":"https://openalex.org/C163707989","wikidata":"https://www.wikidata.org/wiki/Q1996307","display_name":"Life-critical system","level":3,"score":0.5555562376976013},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5410181283950806},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5115652680397034},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44420498609542847},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36722487211227417},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3333870768547058},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3277431130409241},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31361088156700134},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20186683535575867},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.19568350911140442},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15579190850257874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14720356464385986},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13604134321212769},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.10458889603614807},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3132402.3132417","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132417","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1793246495","https://openalex.org/W1963900641","https://openalex.org/W1981588964","https://openalex.org/W2039006298","https://openalex.org/W2066114049","https://openalex.org/W2078569861","https://openalex.org/W2144527301","https://openalex.org/W2149075075","https://openalex.org/W2494686172","https://openalex.org/W2731939711","https://openalex.org/W4230467361"],"related_works":["https://openalex.org/W2741067476","https://openalex.org/W3010706721","https://openalex.org/W2059290792","https://openalex.org/W2020909302","https://openalex.org/W1971053635","https://openalex.org/W4311616277","https://openalex.org/W1980996541","https://openalex.org/W2080809038","https://openalex.org/W2170544909","https://openalex.org/W2763012513"],"abstract_inverted_index":{"The":[0],"implicit":[1],"sharing":[2],"of":[3,26],"DRAM":[4],"and":[5,23],"other":[6],"hardware":[7],"resources":[8],"among":[9],"cores":[10],"in":[11,16],"COTS":[12],"multi-core":[13],"platforms":[14],"results":[15],"interferences":[17],"impeding":[18],"safety,":[19],"as":[20],"guaranteed":[21],"execution":[22],"timing":[24],"predictability":[25],"tasks":[27],"cannot":[28],"be":[29],"ensured.":[30]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}