{"id":"https://openalex.org/W2762314778","doi":"https://doi.org/10.1145/3132402.3132416","title":"Enabling a reliable STT-MRAM main memory simulation","display_name":"Enabling a reliable STT-MRAM main memory simulation","publication_year":2017,"publication_date":"2017-10-02","ids":{"openalex":"https://openalex.org/W2762314778","doi":"https://doi.org/10.1145/3132402.3132416","mag":"2762314778"},"language":"en","primary_location":{"id":"doi:10.1145/3132402.3132416","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132416","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://upcommons.upc.edu/bitstream/2117/108964/3/Enabling%20a%20Reliable%20STT-MRAM%20Main%20Memory%20Simulation.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014340343","display_name":"Kazi Asifuzzaman","orcid":"https://orcid.org/0000-0002-4004-4791"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Kazi Asifuzzaman","raw_affiliation_strings":["Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061500663","display_name":"Rommel S\u00e1nchez Verdejo","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rommel S\u00e1nchez Verdejo","raw_affiliation_strings":["Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021600526","display_name":"Petar Radojkovi\u0107","orcid":"https://orcid.org/0000-0002-9334-3330"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Petar Radojkovi\u0107","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014340343"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":1.5367,"has_fulltext":true,"cited_by_count":19,"citation_normalized_percentile":{"value":0.85702727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8196290135383606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.762226939201355},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.49820590019226074},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4600863456726074},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4376300871372223},{"id":"https://openalex.org/keywords/unavailability","display_name":"Unavailability","score":0.42266449332237244},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3576807975769043},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.34299802780151367},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33885592222213745},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.33582544326782227},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.22362366318702698},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2186310887336731},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13811653852462769},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10218903422355652}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8196290135383606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.762226939201355},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.49820590019226074},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4600863456726074},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4376300871372223},{"id":"https://openalex.org/C2780505938","wikidata":"https://www.wikidata.org/wiki/Q17093282","display_name":"Unavailability","level":2,"score":0.42266449332237244},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3576807975769043},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.34299802780151367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33885592222213745},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.33582544326782227},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.22362366318702698},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2186310887336731},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13811653852462769},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10218903422355652}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3132402.3132416","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132416","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/108964","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/108964","pdf_url":"https://upcommons.upc.edu/bitstream/2117/108964/3/Enabling%20a%20Reliable%20STT-MRAM%20Main%20Memory%20Simulation.pdf","source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/108964","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/108964","pdf_url":"https://upcommons.upc.edu/bitstream/2117/108964/3/Enabling%20a%20Reliable%20STT-MRAM%20Main%20Memory%20Simulation.pdf","source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6399999856948853}],"awards":[{"id":"https://openalex.org/G2319272279","display_name":null,"funder_award_id":"2014-SGR-1272","funder_id":"https://openalex.org/F4320321505","funder_display_name":"Generalitat de Catalunya"},{"id":"https://openalex.org/G2436365243","display_name":null,"funder_award_id":"2014-SGR-1051","funder_id":"https://openalex.org/F4320321505","funder_display_name":"Generalitat de Catalunya"},{"id":"https://openalex.org/G3222096693","display_name":null,"funder_award_id":"TIN2015-65316-P","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4496054538","display_name":null,"funder_award_id":"SEV-2015-0493","funder_id":"https://openalex.org/F4320323737","funder_display_name":"Ministerio de Ciencia y Tecnolog\u00eda"},{"id":"https://openalex.org/G4674850405","display_name":"European Exascale Processor  Memory Node Design","funder_award_id":"671578","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7096924396","display_name":null,"funder_award_id":"TIN2015-65316","funder_id":"https://openalex.org/F4320321505","funder_display_name":"Generalitat de Catalunya"},{"id":"https://openalex.org/G7291222407","display_name":null,"funder_award_id":"TIN2015-65316","funder_id":"https://openalex.org/F4320323737","funder_display_name":"Ministerio de Ciencia y Tecnolog\u00eda"},{"id":"https://openalex.org/G7441335220","display_name":null,"funder_award_id":"TIN2015-65316-P","funder_id":"https://openalex.org/F4320323737","funder_display_name":"Ministerio de Ciencia y Tecnolog\u00eda"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321505","display_name":"Generalitat de Catalunya","ror":"https://ror.org/01bg62x04"},{"id":"https://openalex.org/F4320323737","display_name":"Ministerio de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2762314778.pdf","grobid_xml":"https://content.openalex.org/works/W2762314778.grobid-xml"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W404273155","https://openalex.org/W1979531461","https://openalex.org/W1983096721","https://openalex.org/W1998340208","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2022084190","https://openalex.org/W2036662626","https://openalex.org/W2036853599","https://openalex.org/W2041420601","https://openalex.org/W2042948586","https://openalex.org/W2047379549","https://openalex.org/W2048816704","https://openalex.org/W2079577099","https://openalex.org/W2084007230","https://openalex.org/W2085875981","https://openalex.org/W2096445739","https://openalex.org/W2100088734","https://openalex.org/W2105321788","https://openalex.org/W2108048675","https://openalex.org/W2113235308","https://openalex.org/W2116826022","https://openalex.org/W2118362104","https://openalex.org/W2143823686","https://openalex.org/W2146245483","https://openalex.org/W2147926533","https://openalex.org/W2155551886","https://openalex.org/W2157587823","https://openalex.org/W2162639668","https://openalex.org/W2285811626","https://openalex.org/W2293836883","https://openalex.org/W2296602564","https://openalex.org/W2331328369","https://openalex.org/W2464177207","https://openalex.org/W2536095850","https://openalex.org/W2543205889","https://openalex.org/W2545960051","https://openalex.org/W2594135538","https://openalex.org/W3125984961","https://openalex.org/W3142024039","https://openalex.org/W4234115705","https://openalex.org/W4251849617","https://openalex.org/W4292169167","https://openalex.org/W6651859512"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2185519377","https://openalex.org/W2898989424","https://openalex.org/W1993178305","https://openalex.org/W4293159259","https://openalex.org/W2171888576","https://openalex.org/W2903040985","https://openalex.org/W1494152240","https://openalex.org/W919907138","https://openalex.org/W2087924605"],"abstract_inverted_index":{"STT-MRAM":[0,40,56,92,114,141,172],"is":[1,62],"a":[2,79,88,102,125],"promising":[3],"new":[4],"memory":[5,28,37,48,58,83,94,109,119,143],"technology":[6,41,182],"with":[7],"very":[8],"desirable":[9],"set":[10],"of":[11,36,45,55,68,91,107,127,131],"properties":[12],"such":[13],"as":[14,124],"non-volatility,":[15],"byte-addressability":[16],"and":[17,96,121,175],"high":[18],"endurance.":[19],"It":[20],"has":[21,183],"the":[22,26,66,108,128,132,178],"potential":[23],"to":[24,33,50,65,77,100,148,165,176,184],"become":[25],"universal":[27],"that":[29,180],"could":[30],"be":[31],"incorporated":[32],"all":[34],"levels":[35],"hierarchy.":[38],"Although":[39],"got":[42],"significant":[43],"attention":[44],"various":[46,153],"major":[47],"manufacturers,":[49],"this":[51,181],"day,":[52],"academic":[53],"research":[54,170],"main":[57,82,93,142,173],"remains":[59],"marginal.":[60],"This":[61],"mainly":[63],"due":[64],"unavailability":[67],"publicly":[69],"available":[70],"detailed":[71,89],"timing":[72,95,115],"parameters":[73,116],"which":[74],"are":[75],"required":[76],"perform":[78,101],"cycle":[80],"accurate":[81],"simulation.":[84],"Our":[85,137],"study":[86,162],"presents":[87],"analysis":[90],"propose":[97],"an":[98],"approach":[99],"reliable":[103,167],"system":[104,157,168],"level":[105,169],"simulation":[106,129],"technology.":[110],"We":[111],"seamlessly":[112],"incorporate":[113],"into":[117],"DRAMSim2":[118],"simulator":[120],"use":[122],"it":[123],"part":[126],"infrastructure":[130],"high-performance":[133],"computing":[134],"(HPC)":[135],"systems.":[136],"results":[138],"suggests":[139],"that,":[140],"would":[144],"provide":[145],"performance":[146],"comparable":[147],"DRAM,":[149],"while":[150],"opening":[151],"up":[152],"opportunities":[154,179],"for":[155],"HPC":[156],"improvements.":[158],"Most":[159],"importantly,":[160],"our":[161],"enables":[163],"researchers":[164],"conduct":[166],"on":[171],"memory,":[174],"explore":[177],"offer.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T09:19:25.381259","created_date":"2025-10-10T00:00:00"}