{"id":"https://openalex.org/W2763501977","doi":"https://doi.org/10.1145/3132402.3132414","title":"Efficient STT-RAM last-level-cache architecture to replace DRAM cache","display_name":"Efficient STT-RAM last-level-cache architecture to replace DRAM cache","publication_year":2017,"publication_date":"2017-10-02","ids":{"openalex":"https://openalex.org/W2763501977","doi":"https://doi.org/10.1145/3132402.3132414","mag":"2763501977"},"language":"en","primary_location":{"id":"doi:10.1145/3132402.3132414","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132414","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050164731","display_name":"Christian Menard","orcid":"https://orcid.org/0000-0002-7134-8384"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Menard","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030115692","display_name":"Jer\u00f3nimo Castrill\u00f3n","orcid":"https://orcid.org/0000-0002-5007-445X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jeronimo Castrillon","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070038996"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.5772,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.84926777,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8587633371353149},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8206981420516968},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6710801720619202},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5530902147293091},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5426685214042664},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5407204031944275},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5235523581504822},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4953443109989166},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.46624770760536194},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4611177444458008},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4484527111053467},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4437517821788788},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4281308948993683},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.42352741956710815},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2954680919647217},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2393082082271576},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15874293446540833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08255714178085327}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8587633371353149},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8206981420516968},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6710801720619202},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5530902147293091},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5426685214042664},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5407204031944275},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5235523581504822},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4953443109989166},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.46624770760536194},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4611177444458008},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4484527111053467},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4437517821788788},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4281308948993683},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.42352741956710815},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2954680919647217},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2393082082271576},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15874293446540833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08255714178085327},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3132402.3132414","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3132402.3132414","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1977072728","https://openalex.org/W1979978831","https://openalex.org/W1983096721","https://openalex.org/W2010202670","https://openalex.org/W2016979414","https://openalex.org/W2036853599","https://openalex.org/W2047379549","https://openalex.org/W2047982556","https://openalex.org/W2058752853","https://openalex.org/W2068563131","https://openalex.org/W2071208935","https://openalex.org/W2074113453","https://openalex.org/W2075293780","https://openalex.org/W2078901575","https://openalex.org/W2082375193","https://openalex.org/W2082982763","https://openalex.org/W2084416612","https://openalex.org/W2088347047","https://openalex.org/W2106754364","https://openalex.org/W2107304970","https://openalex.org/W2108048675","https://openalex.org/W2109292926","https://openalex.org/W2115172404","https://openalex.org/W2116826022","https://openalex.org/W2118811116","https://openalex.org/W2120829734","https://openalex.org/W2126112620","https://openalex.org/W2142012233","https://openalex.org/W2147926533","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2155551886","https://openalex.org/W2160428323","https://openalex.org/W2167414164","https://openalex.org/W2169865228","https://openalex.org/W2310466831","https://openalex.org/W2407820757","https://openalex.org/W2613079001","https://openalex.org/W3125984961","https://openalex.org/W4292169167","https://openalex.org/W4312476989"],"related_works":["https://openalex.org/W2116323004","https://openalex.org/W2535115842","https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2020176098","https://openalex.org/W2363769136","https://openalex.org/W2098406302","https://openalex.org/W2118932116","https://openalex.org/W2298260853","https://openalex.org/W2539712666"],"abstract_inverted_index":{"Recent":[0],"research":[1],"has":[2],"proposed":[3,37,132,175],"die-stacked":[4],"Last":[5],"Level":[6],"Cache":[7],"(LLC)":[8],"to":[9,31,79,172,179],"overcome":[10],"the":[11,35,50,73,85,94,117,124,135,156,166,173,180,187],"Memory":[12,18],"Wall.":[13],"Lately,":[14],"Spin-Transfer-Torque":[15],"Random":[16],"Access":[17],"(STT-RAM)":[19],"caches":[20],"have":[21],"been":[22],"recommended":[23],"as":[24],"they":[25],"provide":[26],"improved":[27],"energy":[28,43,95,160,190],"efficiency":[29],"compared":[30,171],"DRAM":[32,182],"caches.":[33],"However,":[34],"recently":[36,174],"STT-RAM":[38,176],"cache":[39,47,70,88],"architecture":[40,133,185],"unnecessarily":[41],"dissipates":[42],"by":[44,162,169,192,198],"fetching":[45],"unneeded":[46],"lines":[48,71],"into":[49,72],"row":[51,74],"buffer.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56,98,129],"propose":[57,99],"a":[58],"Selective":[59],"Read":[60],"Policy":[61,109],"for":[62],"STT-RAM.":[63],"This":[64,82],"is":[65,83],"policy":[66],"only":[67],"fetches":[68],"those":[69],"buffer":[75],"that":[76,151],"are":[77],"likely":[78],"be":[80],"reused.":[81],"reduces":[84,93,186],"number":[86],"of":[87,142],"line":[89],"reads":[90],"and":[91,110,121,138,164,194],"thereby":[92],"consumption.":[96],"Further,":[97],"two":[100],"key":[101],"performance":[102,168,197],"optimizations":[103,115],"namely":[104],"Row":[105],"Buffer":[106],"Tags":[107],"Bypass":[108],"LLC":[111,118,158,188],"Data":[112],"Cache.":[113],"Both":[114],"reduce":[116,155],"access":[119],"latency":[120],"therefore":[122],"improve":[123,165],"overall":[125],"performance.":[126],"For":[127],"evaluation,":[128],"implement":[130],"our":[131,152,184],"in":[134],"Zesto":[136],"simulator":[137],"run":[139],"different":[140],"combinations":[141],"SPEC2006":[143],"benchmarks":[144],"on":[145],"an":[146],"8-core":[147],"system.":[148],"We":[149],"show":[150],"synergetic":[153],"policies":[154],"average":[157],"dynamic":[159,189],"consumption":[161,191],"72.6%":[163],"system":[167,196],"1.3%":[170],"LLC.":[177],"Compared":[178],"state-of-the-art":[181],"LLC,":[183],"90.6%":[193],"improves":[195],"1.4%.":[199]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-01-08T20:05:33.558190","created_date":"2025-10-10T00:00:00"}