{"id":"https://openalex.org/W2768205715","doi":"https://doi.org/10.1145/3129457.3129500","title":"Customized Architecture Technology for High Performance Computing","display_name":"Customized Architecture Technology for High Performance Computing","publication_year":2017,"publication_date":"2017-04-08","ids":{"openalex":"https://openalex.org/W2768205715","doi":"https://doi.org/10.1145/3129457.3129500","mag":"2768205715"},"language":"en","primary_location":{"id":"doi:10.1145/3129457.3129500","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3129457.3129500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the first Workshop on Emerging Technologies for software-defined and reconfigurable hardware-accelerated Cloud Datacenters","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069310600","display_name":"Jingfei Jiang","orcid":"https://orcid.org/0000-0002-7103-8650"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jingfei Jiang","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5069310600"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17025836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7839999794960022,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7839999794960022,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.7527999877929688,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.667900025844574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8094713687896729},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7487748265266418},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6725377440452576},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5973241925239563},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4734898507595062},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4609336256980896},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.44308051466941833},{"id":"https://openalex.org/keywords/data-processing","display_name":"Data processing","score":0.42438846826553345},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.4216792583465576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3866223096847534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3018673062324524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1749819815158844}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8094713687896729},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7487748265266418},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6725377440452576},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5973241925239563},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4734898507595062},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4609336256980896},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.44308051466941833},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.42438846826553345},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.4216792583465576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3866223096847534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3018673062324524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1749819815158844},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3129457.3129500","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3129457.3129500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the first Workshop on Emerging Technologies for software-defined and reconfigurable hardware-accelerated Cloud Datacenters","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2384867379","https://openalex.org/W4400094300","https://openalex.org/W2329539859","https://openalex.org/W2227905990","https://openalex.org/W2765823764","https://openalex.org/W3214280620","https://openalex.org/W3191490922","https://openalex.org/W2794038527","https://openalex.org/W2327638088","https://openalex.org/W2151092287"],"abstract_inverted_index":{"Customized":[0],"Architecture":[1],"is":[2],"one":[3],"of":[4],"the":[5],"technical":[6],"road":[7],"for":[8,29,37,45],"exascale":[9],"high":[10],"performance":[11],"computing.":[12],"We":[13],"will":[14,48],"give":[15],"an":[16],"overview":[17],"about":[18],"FPGA":[19],"customized":[20],"architecture.":[21],"Research":[22],"experiences":[23],"on":[24],"deep":[25],"learning":[26],"algorithms":[27,35,43],"accelerators":[28,36,44],"data":[30],"analyzing,":[31],"footprint":[32],"and":[33,40],"cipher":[34],"information":[38],"processing,":[39],"matrix":[41],"processing":[42],"scientific":[46],"computing":[47],"be":[49],"discussed.":[50]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}