{"id":"https://openalex.org/W2765407090","doi":"https://doi.org/10.1145/3125501.3125517","title":"Enabling reliable main memory using STT-MRAM via restore-aware memory management","display_name":"Enabling reliable main memory using STT-MRAM via restore-aware memory management","publication_year":2017,"publication_date":"2017-10-15","ids":{"openalex":"https://openalex.org/W2765407090","doi":"https://doi.org/10.1145/3125501.3125517","mag":"2765407090"},"language":"en","primary_location":{"id":"doi:10.1145/3125501.3125517","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3125501.3125517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040599770","display_name":"Armin Haj Aboutalebi","orcid":"https://orcid.org/0000-0003-4966-2040"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Armin Haj Aboutalebi","raw_affiliation_strings":["University of Texas at San Antonio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio","institution_ids":["https://openalex.org/I45438204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049252927","display_name":"Lide Duan","orcid":"https://orcid.org/0000-0001-5819-5283"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lide Duan","raw_affiliation_strings":["University of Texas at San Antonio"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio","institution_ids":["https://openalex.org/I45438204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1462,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52832673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8309289216995239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7759682536125183},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6186819076538086},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4596009850502014},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43562930822372437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4325041174888611},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3476082980632782},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.28267282247543335}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8309289216995239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7759682536125183},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6186819076538086},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4596009850502014},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43562930822372437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4325041174888611},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3476082980632782},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.28267282247543335}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3125501.3125517","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3125501.3125517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2017 International Conference on Compilers, Architectures and Synthesis for Embedded Systems Companion","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7599999904632568}],"awards":[{"id":"https://openalex.org/G3025044751","display_name":null,"funder_award_id":"CCF-1566158","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2001108445","https://openalex.org/W2085577656","https://openalex.org/W2085875981","https://openalex.org/W2147926533","https://openalex.org/W2256730165","https://openalex.org/W2293836883"],"related_works":["https://openalex.org/W2342993049","https://openalex.org/W2171162600","https://openalex.org/W2601736132","https://openalex.org/W2700018028","https://openalex.org/W2505369450","https://openalex.org/W2315140189","https://openalex.org/W248835169","https://openalex.org/W4234756210","https://openalex.org/W2130872576","https://openalex.org/W1993178305"],"abstract_inverted_index":{"As":[0,86],"an":[1],"important":[2],"non-volatile":[3],"memory":[4,13,23,60,93],"technology,":[5],"STT-MRAM":[6,19,46],"is":[7,49],"widely":[8],"considered":[9],"as":[10,20],"a":[11,25,53,87],"universal":[12],"solution":[14],"in":[15,33,45],"current":[16],"processors.":[17],"Employing":[18],"the":[21,77],"main":[22],"offers":[24],"wide":[26],"variety":[27],"of":[28,55],"benefits,":[29],"but":[30],"also":[31],"results":[32],"unique":[34],"design":[35],"challenges.":[36],"In":[37],"particular,":[38],"read":[39,63],"disturbance":[40],"characterizes":[41],"accidental":[42],"data":[43,57],"corruption":[44],"after":[47,61],"it":[48],"read,":[50],"leading":[51],"to":[52,59,98],"need":[54],"restoring":[56],"back":[58],"each":[62],"operation.":[64],"These":[65],"extra":[66],"restores":[67],"significantly":[68],"degrade":[69],"system":[70],"performance":[71],"and":[72],"energy":[73],"efficiency,":[74],"greatly":[75],"changing":[76],"timing":[78],"scenarios":[79],"that":[80],"conventional":[81],"designs":[82,100],"were":[83],"optimized":[84],"for.":[85],"result,":[88],"directly":[89],"adopting":[90],"conventional,":[91],"restore-agnostic":[92],"management":[94],"techniques":[95],"may":[96],"lead":[97],"sub-optimal":[99],"for":[101],"STT-MRAM.":[102]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}