{"id":"https://openalex.org/W2606571143","doi":"https://doi.org/10.1145/3123939.3124555","title":"Banshee","display_name":"Banshee","publication_year":2017,"publication_date":"2017-10-04","ids":{"openalex":"https://openalex.org/W2606571143","doi":"https://doi.org/10.1145/3123939.3124555","mag":"2606571143"},"language":"en","primary_location":{"id":"doi:10.1145/3123939.3124555","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3123939.3124555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100734491","display_name":"Xiangyao Yu","orcid":"https://orcid.org/0009-0001-0785-2519"},"institutions":[{"id":"https://openalex.org/I4210109586","display_name":"Moscow Institute of Thermal Technology","ror":"https://ror.org/021es5e59","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210109586"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Xiangyao Yu","raw_affiliation_strings":["MIT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT","institution_ids":["https://openalex.org/I4210109586"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024082060","display_name":"Christopher J. Hughes","orcid":"https://orcid.org/0009-0009-2888-0314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher J. Hughes","raw_affiliation_strings":["Intel Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111985072","display_name":"Nadathur Satish","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nadathur Satish","raw_affiliation_strings":["Intel Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["ETH Z\u00fcrich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714"},"institutions":[{"id":"https://openalex.org/I4210109586","display_name":"Moscow Institute of Thermal Technology","ror":"https://ror.org/021es5e59","country_code":"RU","type":"facility","lineage":["https://openalex.org/I4210109586"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":["MIT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MIT","institution_ids":["https://openalex.org/I4210109586"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8673161268234253},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7642796039581299},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.7590838074684143},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7023633718490601},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5185849666595459},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5027077198028564},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.375028520822525},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2910340428352356},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2841830253601074},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16452208161354065}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8673161268234253},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7642796039581299},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.7590838074684143},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7023633718490601},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5185849666595459},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5027077198028564},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.375028520822525},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2910340428352356},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2841830253601074},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16452208161354065}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3123939.3124555","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3123939.3124555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320952","display_name":"International Science and Technology Center","ror":"https://ror.org/03fn1w943"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W1974817122","https://openalex.org/W1975698617","https://openalex.org/W1977349283","https://openalex.org/W1981943579","https://openalex.org/W1993099545","https://openalex.org/W1994717635","https://openalex.org/W1995287338","https://openalex.org/W2013626513","https://openalex.org/W2027476456","https://openalex.org/W2034861439","https://openalex.org/W2036403064","https://openalex.org/W2036548030","https://openalex.org/W2036853599","https://openalex.org/W2074113453","https://openalex.org/W2077076195","https://openalex.org/W2082000934","https://openalex.org/W2082982763","https://openalex.org/W2086112773","https://openalex.org/W2092212481","https://openalex.org/W2092406519","https://openalex.org/W2102843684","https://openalex.org/W2113235308","https://openalex.org/W2119473230","https://openalex.org/W2120692212","https://openalex.org/W2120829734","https://openalex.org/W2121386169","https://openalex.org/W2124350608","https://openalex.org/W2131806537","https://openalex.org/W2147539449","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2155694951","https://openalex.org/W2158620667","https://openalex.org/W2159736209","https://openalex.org/W2169865228","https://openalex.org/W2234355962","https://openalex.org/W2238633138","https://openalex.org/W2314529622","https://openalex.org/W2332254524","https://openalex.org/W2340076492","https://openalex.org/W2418958843","https://openalex.org/W2475636809","https://openalex.org/W2508602506","https://openalex.org/W2530742736","https://openalex.org/W2566158619","https://openalex.org/W2624299682","https://openalex.org/W2746871167","https://openalex.org/W2757580917","https://openalex.org/W2949219573","https://openalex.org/W3010432610","https://openalex.org/W3144376511","https://openalex.org/W4205800206","https://openalex.org/W4214898277","https://openalex.org/W4245923077","https://openalex.org/W4254672563"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2083934844","https://openalex.org/W1992487929","https://openalex.org/W4386903460"],"abstract_inverted_index":{"Placing":[0],"the":[1,4,21],"DRAM":[2,25,40,49],"in":[3,73],"same":[5],"package":[6],"as":[7,42,64,70],"a":[8,43,65],"processor":[9],"enables":[10],"several":[11],"times":[12],"higher":[13],"memory":[14],"bandwidth":[15,62],"than":[16,30],"conventional":[17],"off-package":[18,33],"DRAM.":[19,34,84],"Yet,":[20],"latency":[22,57],"of":[23,32,38],"in-package":[24,39,83],"is":[26,41],"not":[27,60],"appreciably":[28],"lower":[29],"that":[31],"A":[35],"promising":[36],"use":[37,81],"large":[44],"cache.":[45],"Unfortunately,":[46],"most":[47],"previous":[48],"cache":[50,55],"designs":[51,77],"optimize":[52],"mainly":[53],"for":[54,80],"hit":[56],"and":[58],"do":[59],"consider":[61],"efficiency":[63],"first-class":[66],"design":[67],"constraint.":[68],"Hence,":[69],"we":[71],"show":[72],"this":[74],"paper,":[75],"these":[76],"are":[78],"suboptimal":[79],"with":[82]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2017-04-28T00:00:00"}