{"id":"https://openalex.org/W2700208883","doi":"https://doi.org/10.1145/3120895.3120922","title":"HLS Compilation for CPU Interlays","display_name":"HLS Compilation for CPU Interlays","publication_year":2017,"publication_date":"2017-06-07","ids":{"openalex":"https://openalex.org/W2700208883","doi":"https://doi.org/10.1145/3120895.3120922","mag":"2700208883"},"language":"en","primary_location":{"id":"doi:10.1145/3120895.3120922","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3120895.3120922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/en/publications/f120da72-d2a7-4254-8584-449eddba7240","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079967253","display_name":"Jose Raul Garcia Ordaz","orcid":"https://orcid.org/0000-0001-7403-8907"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jose Raul Garcia Ordaz","raw_affiliation_strings":["School of Computer Science, The University of Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["School of Computer Science, The University of Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0790804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6446977257728577},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5835118293762207},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5446618795394897},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.517910897731781},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.500490665435791},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4631933569908142},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.46243560314178467},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45153340697288513},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4240129590034485},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3461770713329315},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.29706674814224243},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.27505916357040405}],"concepts":[{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6446977257728577},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5835118293762207},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5446618795394897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.517910897731781},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.500490665435791},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4631933569908142},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.46243560314178467},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45153340697288513},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4240129590034485},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3461770713329315},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.29706674814224243},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.27505916357040405}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3120895.3120922","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3120895.3120922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire/f120da72-d2a7-4254-8584-449eddba7240","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/f120da72-d2a7-4254-8584-449eddba7240","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Garcia Ordaz, J R & Koch, D 2017, HLS Compilation for CPU Interlays. in International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART 2017) . https://doi.org/10.1145/3120895.3120922","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/f120da72-d2a7-4254-8584-449eddba7240","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/hls-compilation-for-cpu-interlays(f120da72-d2a7-4254-8584-449eddba7240).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/f120da72-d2a7-4254-8584-449eddba7240","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/f120da72-d2a7-4254-8584-449eddba7240","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Garcia Ordaz, J R & Koch, D 2017, HLS Compilation for CPU Interlays. in International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART 2017) . https://doi.org/10.1145/3120895.3120922","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1530458829","https://openalex.org/W1967576688","https://openalex.org/W1977467261","https://openalex.org/W2018055497","https://openalex.org/W2039979393","https://openalex.org/W2073526587","https://openalex.org/W2107923684","https://openalex.org/W2115294662","https://openalex.org/W2142428119","https://openalex.org/W2147657366","https://openalex.org/W2156499539","https://openalex.org/W2166029537","https://openalex.org/W2169406908","https://openalex.org/W2747586485","https://openalex.org/W4237704124"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2612099726","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W1967938402","https://openalex.org/W3164085601","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2386041993","https://openalex.org/W2113308450"],"abstract_inverted_index":{"The":[0],"idea":[1],"of":[2,17,32],"coupling":[3],"reconfigurable":[4,23],"fabrics":[5,24],"with":[6],"general-purpose":[7],"processors":[8],"has":[9],"been":[10],"extensively":[11],"studied":[12],"during":[13],"the":[14,40],"last":[15],"couple":[16],"decades.":[18],"Custom":[19],"instructions":[20],"targeting":[21],"those":[22],"had":[25],"to":[26,49,55],"be":[27],"handcrafted":[28],"because":[29],"tools":[30,46],"capable":[31],"high":[33,43],"level":[34,44],"synthesis":[35,45],"were":[36],"not":[37],"available":[38],"at":[39],"time.":[41],"Nowadays,":[42],"have":[47],"matured":[48],"a":[50],"state":[51],"allowing":[52],"system":[53],"designers":[54],"automatically":[56],"generate":[57],"hardware":[58],"implementations":[59],"from":[60],"software":[61],"applications.":[62]},"counts_by_year":[],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2017-06-30T00:00:00"}