{"id":"https://openalex.org/W2780096598","doi":"https://doi.org/10.1145/3120895.3120916","title":"FPGA Accelerated NoC-Simulation","display_name":"FPGA Accelerated NoC-Simulation","publication_year":2017,"publication_date":"2017-06-07","ids":{"openalex":"https://openalex.org/W2780096598","doi":"https://doi.org/10.1145/3120895.3120916","mag":"2780096598"},"language":"en","primary_location":{"id":"doi:10.1145/3120895.3120916","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3120895.3120916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061206407","display_name":"Oliver Jakob Arndt","orcid":"https://orcid.org/0000-0002-2979-1438"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Jakob Arndt","raw_affiliation_strings":["Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077746210","display_name":"Christian Spindeldreier","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Spindeldreier","raw_affiliation_strings":["Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078485158","display_name":"Kevin Wohnrade","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kevin Wohnrade","raw_affiliation_strings":["Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041568016","display_name":"Daniel Pfefferkorn","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Pfefferkorn","raw_affiliation_strings":["Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038137313","display_name":"Martin Neuenhahn","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Neuenhahn","raw_affiliation_strings":["Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Blume","raw_affiliation_strings":["Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leibniz Universit\u00e4t Hannover, Institute of Microelectronic Systems, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22713509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7634968757629395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6873982548713684},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5832962989807129},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5385713577270508},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4917936623096466},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48418310284614563},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46860870718955994},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4249572455883026},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.41523343324661255},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41296935081481934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3552607297897339},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35297873616218567},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.19759774208068848},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.12247377634048462}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7634968757629395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6873982548713684},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5832962989807129},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5385713577270508},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4917936623096466},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48418310284614563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46860870718955994},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4249572455883026},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.41523343324661255},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41296935081481934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3552607297897339},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35297873616218567},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.19759774208068848},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.12247377634048462},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3120895.3120916","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3120895.3120916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1927468631","https://openalex.org/W1979166756","https://openalex.org/W2056890549","https://openalex.org/W2057034574","https://openalex.org/W2063326071","https://openalex.org/W2108436158","https://openalex.org/W2132037219","https://openalex.org/W2136206748","https://openalex.org/W2161969291","https://openalex.org/W2170685163","https://openalex.org/W2185263501","https://openalex.org/W2206074545","https://openalex.org/W2295593662","https://openalex.org/W4205608751"],"related_works":["https://openalex.org/W1615383022","https://openalex.org/W2340180648","https://openalex.org/W2103667109","https://openalex.org/W2594964164","https://openalex.org/W1980085932","https://openalex.org/W2022666014","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2337418885","https://openalex.org/W2022199660"],"abstract_inverted_index":{"Complex":[0],"signal":[1],"processing":[2,13,54],"algorithms":[3],"targeted":[4],"on":[5,165],"architectures":[6],"with":[7,51,142],"increasingly":[8],"high":[9,16,22],"numbers":[10],"of":[11,33,36,49,81,114,124,128,150,157,160],"parallel":[12,53],"units":[14],"require":[15],"performance":[17],"core-interconnections":[18],"(i.e.,":[19],"low":[20],"latencies,":[21],"throughput,":[23],"no":[24],"pinch-offs":[25],"or":[26],"bottlenecks).":[27],"Therefore,":[28,133],"assisting":[29],"techniques,":[30],"exploring":[31],"characteristics":[32],"diverse":[34],"topologies":[35],"common":[37],"as":[38,40],"well":[39],"innovative":[41],"Network-on-Chips":[42],"(NoCs),":[43],"are":[44],"necessary":[45],"for":[46,121],"the":[47,79,125,147,158,166],"development":[48],"chips":[50],"massive":[52],"cores.":[55],"In":[56],"contrast":[57],"to":[58,91,104,118,138],"analytic":[59],"NoC":[60,64],"models,":[61],"event":[62],"driven":[63],"simulations":[65],"can":[66],"handle":[67],"even":[68,82],"complex":[69,83],"task":[70,84,119],"graphs,":[71,85],"but":[72,145],"however":[73],"feature":[74],"long":[75],"simulation":[76,80,123,156],"times.":[77],"Enabling":[78],"in":[86,102],"this":[87,134,176],"work,":[88],"we":[89,97,109],"propose":[90],"use":[92],"FPGA":[93],"accelerated":[94],"simulation.":[95],"While":[96],"extend":[98],"such":[99],"a":[100,112,155,172],"simulator":[101],"order":[103],"imitate":[105],"cache":[106],"coherence":[107],"communication-behavior,":[108],"also":[110],"present":[111],"translation":[113],"real":[115,151],"measured":[116],"profiles":[117],"graphs":[120],"in-depth":[122],"communication":[126,148],"behavior":[127,149],"an":[129],"existing":[130],"NoC-based":[131],"manycore.":[132],"approach":[135],"is":[136],"able":[137],"not":[139],"only":[140],"deal":[141],"synthetic":[143],"scenarios,":[144],"analyse":[146],"world":[152],"applications.":[153],"Additionally,":[154],"Histograms":[159],"Oriented":[161],"Gradients":[162],"algorithm,":[163],"running":[164],"Intel":[167],"Xeon":[168],"Phi":[169],"manycore,":[170],"exhibiting":[171],"70-stop":[173],"ring-bus,":[174],"exemplifies":[175],"approach.":[177]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}